









ASIC Based VLSI Architecture for Support Vector Machine

Arun M – MS, IIITB

Vaishnavi Sharma – MTech, IIITB


Supervisor: Prof. Madhav Rao



ABSTRACT/ PROBLEM STATEMENT

This project presents an ASIC-based Support Vector Machine (SVM) inference engine designed to classify apnea events using physiological signals such as ECG. Unlike software-based implementations, which are computationally expensive and power-hungry, this ASIC provides a low-power, high-speed alternative tailored for real-time classification. The architecture is optimized for efficient SVM kernel computation and decision functions, ensuring minimal latency while maintaining high classification accuracy. A key feature of this design is its scalability, enabling the same hardware framework to be extended beyond sleep apnea detection to classify multiple datasets from different domains. The ASIC efficiently processes input features, performs classification using the SVM model, and outputs real-time predictions, making it suitable for deployment in embedded and wearable healthcare devices. Key challenges addressed in this project include hardware optimization, feature extraction, resourceefficient implementation of SVM computations, and scalability. The inference engine has been tested with different datasets to demonstrate its flexibility, showing promising results in medical and non-medical classification tasks.










SUPPORT VECTOR MACHINE

- Support Vector Machine (SVM) is a supervised machine learning algorithm used for classification tasks.
- SVM aims to find the optimal hyperplane in an N-dimensional space to separate data points into different classes. The algorithm maximizes the margin between the closest points of different classes.
- Support Vectors are the closest data points to the hyperplane, crucial for determining the hyperplane and margin in SVM.
- Hyperplane is a decision boundary separating different classes in feature space, represented by the equation wx + b = 0 in linear classification.













SUPPORT VECTOR MACHINE (contd.)

• When data is not linearly separable (i.e., it can't be divided by a straight line), SVM uses a technique called **kernels** to map the data into a higher-dimensional space where it becomes separable. This transformation helps SVM find a decision boundary even for non-linear data.













BLOCK DIAGRAM











METHODOLOGY

The methodology can be divided into: software and hardware phase




- Through correlation elimination method, number of features were reduced from 66 to 18.
- Using PCA, it was further reduced to 13.








METHODOLOGY (contd.)












SIMULATION












- Synthesis of the design was done using Cadence Genus
- The entire physical design flow was performed in Cadence Innovus using custom scripts for 45nm technology node
- All Violations were checked in accordance to 45nm rule files.










Fig: Floor planning





Fig: Power planning










Fig: Standard Cell Placement




Fig: Pin Placement










Fig: Final Stage (after routing)






RESULTS

1) Synthesis:

The design was synthesized in Cadence Genus using 45nm technology node and the following results were observed.

Parameter	Value		
Area	5762.152 um^2		
Gates	1349		
Power	234.968 nW		








RESULTS (contd.)

2) DRC Violations:

```
# string, delautt="", user setting
*** Starting Verify DRC (MEM: 11953.1) ***
 VERIFY DRC ..... Starting Verification
 VERIFY DRC ..... Initializing
 VERIFY DRC ..... Deleting Existing Violations
 VERIFY DRC ..... Creating Sub-Areas
**WARN: (IMPVFG-1198):  The number of CPUs requested 24 is larger than that verify
Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify are
 VERIFY DRC ..... Using new threading
VERIFY DRC ..... Sub-Area: {170.880 168.960 255.000 252.700} 9 of 9 Thread : 3
VERIFY DRC ..... Sub-Area: {170.880 0.000 255.000 84.480} 3 of 9 Thread : 1
VERIFY DRC ..... Sub-Area: {0.000 0.000 85.440 84.480} 1 of 9 Thread : 0
VERIFY DRC ..... Sub-Area: {0.000 168.960 85.440 252.700} 7 of 9 Thread : 2
VERIFY DRC ..... Sub-Area: {170.880 84.480 255.000 168.960} 6 of 9 Thread : 7
VERIFY DRC ..... Sub-Area: {0.000 84.480 85.440 168.960} 4 of 9 Thread : 2
VERIFY DRC ..... Sub-Arca: {85.440 0.000 170.880 84.480} 2 of 9 Thread : 2
VERIFY DRC ..... Sub-Area: {85.440 168.960 170.880 252.700} 8 of 9 Thread : 7
VERIFY DRC ..... Thread : 7 finished.
VERIFY DRC ..... Thread : 1 finished.
VERIFY DRC ..... Thread : 3 finished.
VERIFY DRC ..... Thread : 2 finished.
VERIFY DRC ..... Thread : 4 finished.
VERIFY DRC ..... Thread : 5 finished.
VERIFY DRC ..... Thread : 0 finished.
VERIFY DRC ..... Thread : 8 finished.
VERIFY DRC ..... Sub-Area: {85.440 84.480 170.880 168.960} 5 of 9 Thread : 6
VERIFY DRC ..... Thread : 6 finished.
 Verification Complete : 0 Viols.
```








RESULTS (contd.)

3) Connectivity and Antenna Violations:

```
***** End: VERIFY CONNECTIVITY ******
 Verification Complete : 0 Viols. 0 Wrngs.
  (CPU Time: 0:00:01.2 MEM: 0.000N)
innovus 157> *** Starting Verify Antenna (MEM: 12724.0) ***
Report File: svm architecture.antenna.rpt
 VERIFY Antenna ..... Starting Verification
  VERIFY Antenna ..... Using new threading
 VERIFY Antenna..... Thread : 5 finished.
VERIFY Antenna..... Thread: 23 finished.
VERIFY Antenna..... Thread: 8 finished.
VERIFY Antenna..... Thread: 19 finished.
 VERIFY Antenna..... Thread : 4 finished.
VERIFY Antenna..... Thread: 15 finished.
VERIFY Antenna..... Thread : 11 finished.
VERIFY Antenna..... Thread: 21 finished.
 VERIFY Antenna..... Thread : 22 finished
VERIFY Antenna..... Thread: 7 finished.
VERIFY Antenna..... Thread: 17 finished.
VERIFY Antenna..... Thread: 6 finished.
VERIFY Antenna..... Thread: 13 finished
 VERIFY Antenna..... Thread: 10 finished.
VERIFY Antenna..... Thread: 3 finished.
VERIFY Antenna..... Thread: 9 finished.
 VERIFY Antenna..... Thread: 18 finished.
 VERIFY Antenna..... Thread : 2 finished.
VERIFY Antenna..... Thread : 20 finished.
VERIFY Antenna..... Thread : 1 finished.
VERIFY Antenna..... Thread: 16 finished.
 VERIFY Antenna..... Thread: 12 finished.
VERIFY Antenna..... Thread : 0 finished.
VERIFY Antenna..... Thread : 14 finished.
Verification Complete: 0 Violations
*** End Verify Antenna (CPU: 0:00:02.7 ELAPSED TIME: 0.00 MEM: 0.0M) ***
****** DONE VERIFY ANTENNA ******
```







RESULTS (contd.)

4) Setup and Hold Analysis:


Clock constraints: 10.3 ns


Maximum operating frequency: 97.08 MHz

```
Path 1: MET Setup Check with Pin kernel kernel result reg[31]/CK
Endpoint: kernel kernel result reg[31]/D (^) checked with leading edge of
'clk'
Beginpoint: X[96]
                                          (v) triggered by leading edge of '@'
Path Groups: {clk}
Analysis View: setup analysis
Other End Arrival Time
                               0.015
                               0.126
  Setup
+ Phase Shift
                               10.300
 Uncertainty
                               0.010
                               10.179
  Required Time
 Arrival Time
                               9.929
= Slack Time
                               0.250
```

```
Fig: Hold Time
```









CHECKING WITH OTHER DATASETS

The same SVM engine was tried on various datasets so as to check the generic property of the inference engine.

Dataset	Support Vectors	No of features	No of Classes	Software accuracy	Hardware accuracy
Sleep Apnea	9575	13	2	79.8	77.4
Iris	9	5	3	100	73.1
Wine Quality	1069	11	6	56	42
Movie	216	16	2	69.7	58.65

From the table, it is clear the design does work for various classification datasets. However, it depends on number of support vectors since they decide the decision boundaries and therefore right number of classifications. It also needs a lot of improvements when it comes to multiclass classifications.








FUTURE IMPROVEMENTS

- Re-modelling the design to work for Posit format. This will help in working with large datasets using lesser bits and hence, lesser hardware resources.
- Improving the kernel computation block to support polynomial, RBF and sigmoid functions.
- Improving the design's performance with multi-class classification problems







International Institute of Information Technology Bangalore

26/C, Electronics City, Hosur Road,
Bengaluru – 560 100, Karnataka, India
www.iiitb.ac.in







https://www.instagram.com/iiitb_official/



