ECEN 5023-001, -001B, -740 Mobile Computing & lot Security

Lecture #3 24 January 2017





Agenda

- Class Announcements
- Quiz 1 review
- Energy Modes
- Keeping Track of the Energy State
- Interrupts
- LETIMERO
- Reading List
- Quiz 2 assigned






Class Announcements

- Simplicity Exercise is due at 11:59pm on Wednesday the 25th, 2017
- Quiz #2 is due at 11:59pm on Sunday, January 29th, 2017
- Register for ESE lab card access https://goo.gl/forms/YaBXQHATHELA2FIk2



IC End-Use Markets (\$B) and Growth Rates



^{*}Covers only the Internet connection portion of systems.

Source: IC Insights





Class Survey Results

- 18 students responded. I will use the results as a representative of the entire class.
 - Question 1: 39% have taken ESD
 - Question 2: 0% are currently taking ESD
 - Question 3: 50% have taken ESE
 - Question 4: 5% are currently taking ESE
 - Question 5: 94% have used a microcontroller IDE
 - Question 6: 83% have used a microcontroller IDE debugger
 - Question 7: 72% have used a microcontroller IDE register views
 - Question 8: 83% are moderate to expert C programmers
 - Question 9: 50% are moderate C++ programmers
 - Question 10: 22% have beginning to moderate Bluetooth Classic experience
 - Question 11: 28% have beginning to moderate Bluetooth Low Energy experience





In selecting an energy source, mobility,


lifetime





, cost, and form factor need to be considered.















In which Energy Mode of the Leopard Gecko are the Low-Frequency peripherals available? (All of the particular peripheral must be available in that Energy Mode) EM3 EM4





In which Energy Mode of the Leopard Gecko are the Asynchronous peripherals available? (All of the particular peripheral must be available in that Energy Mode) EM4





In which Energy Mode of the Leopard Gecko are the High-Frequency peripherals available? (All of the particular peripheral must be available in that Energy Mode) EM2 EM3 EM4



hardware, peripheral, peripherals



offload, offloaded, offloaded tasks, offloaded tasks, offloaded task, be offloaded, delegate task




Which system would require the fastest response time? Thermostat Automated plant waterer Water heater Heart pacer



Which system would require the slowest response time?

Thermostat



Heart pacer

Water heater





Match the application to the most appropriate CPU architecture.

2 Mixed application

1. Cortex-M4

2 Control Logic

2 Cortex-M3

3 Cortex-M0



A conventional program maintains

control, full control



of the processing sequence from the beginning to the end.

In contrast, event-driven gains control only

ab

when handling events.

sporadically, sporadic, temporary, temporarily, occasionally





An event alone can not determine the next action in an event-driven embedded system, but



context, the context, the current context, current context, state



True of false, a state machine increases the different paths through the program code.





True of false, a state machine increases the complexity of testing at each branch point.





Match the application to whether its requirements match more of a consumer or industrial IoT device.

1 ▼ Exercise watch

2 ▼ Home heater

2 Personal weather station

2 Solar panel inverter

2 Insulin pump

1. Consumer IoT

2. Industrial IoT





Match the application to whether its requirements match more of a consumer or industrial IoT device.

2

Outdoor video surveillance camera

2 Airplane engine control

1 Baby monitor

2 ▼ Train track monitor

1 ▼ Smart light bulb

1. Consumer IoT

2. Industrial IoT





Write the C-code to add the Vertical Front Porch Interrupt Enable, VFPORCH, ofthe External Bus Interface, EBI, peripheral interrupt enable register, IEN.



```
(EBI->IEN |= EBI_IEN_VFPORCH;, EBI->IEN |=EBI_IEN_VFPORCH;, EBI->IEN|=

EBI_IEN_VFPORCH;, EBI->IEN|=EBI_IEN_VFPORCH;, EBI->IEN |= 0x03;, EBI->IEN |= 0x03;, EBI->IEN|= 0x03;, EBI->IEN|=0x03;)
```





Write the C-code to remove the Vertical Front Porch Interrupt Enable, VFPORCH, of the External Bus Interface, EBI, peripheral interrupt enable register, IEN.



```
(EBI->IEN &= ~EBI_IEN_VFPORCH;, EBI->IEN &=~EBI_IEN_VFPORCH;,

EBI->IEN&= ~EBI_IEN_VFPORCH;, EBI->IEN &= ~0x03;, EBI->IEN &=~0x03;, EBI->IEN &= ~0x03;,

EBI->IEN&=~0x03;, EBI->IEN &= 0xfffffff7;, EBI->IEN &= 0xfffffff7;,

EBI->IEN&=0xfffffff7;)
```



Drone/Bot for Responsive Residence Hall Monitoring

Bhallaji Mounika Virag
bhve0693@colorado.edu moed4346@colorado.edu viga7710@colorado.edu

Drone fall 2016 project





Energy Modes

- To save energy, the Leopard Gecko can be placed in an appropriate energy state for the current activity requirements
 - EM0: run mode
 - EM1: sleep mode
 - EM2: deep sleep mode
 - EM3: stop mode
 - EM4: shutoff



EMO – run mode

- This is the default mode. In this mode the CPU fetches and executes instructions from flash or RAM, and all peripherals may be enabled.
 - Cortex-M3 is executing code and consuming as little as 211uA/MHz when running code from flash.
 - High and low frequency clock trees are active
 - All peripheral functionality is available
 - Consuming as little as 211 μA/MHz
 - Equated to ~3.0 mA @ 14MHz



EM1 – sleep mode

- In Sleep Mode the clock to the CPU is disabled. All peripherals, as well as RAM and Flash are available. The EFM32 has extensive support for operation in this mode. For example, the timer may repeatedly trigger an ADC conversion at a given instant. When the conversion is complete, the result is moved by the DMA to RAM. When a given number of conversions have been performed, the DMA may wake up the CPU using an interrupt.
 - MCU clock tree is inactive
 - Cortex-M3 is in sleep mode, <u>not</u> executing instructions. Clocks to the core are off
 - High and low frequency clock trees are active
 - All peripheral functionality is available
 - Current consumption is only 63 μA/MHz
 - Equates to 0.9 mA @ 14MHz



EM2 – deep sleep mode



- This is the first level into the low power energy modes. Most of the high frequency peripherals are disabled or have reduced functionality. Memory and registers retain their values.
 - Cortex-M3 is in sleep mode. Clocks to the core are off
 - High frequency clock tree is inactive
 - Low frequency clock tree are still active
 - The following low frequency peripherals are available
 - LCD, RTC, LETIMER, PCNT, LEUART, I2C, LESENSE, OPAMP, USB, WDOG and ACM
 - Wakeup to EM0 Active through
 - Peripheral interrupt, reset pin, power on reset, asynchronous pin interrupt, I2C address recognition, or ACMP edge interrupt
 - Wakeup to EM1 Sleep through
 - DMA request
 - Part returns to EM2 Deep Sleep when transfers are complete
 - RAM and register values are preserved
 - Current consumption as low as 0.95 μA with RTC enabled
 - Energy Profile should see ~1.0 1.4 uA while in this mode

EM3 – stop mode



- This low energy mode has both high frequency and low frequency clocks stopped. Most peripherals are disabled or have reduced functionality. Memory and registers retain their values.
 - Cortex-M3 is in sleep mode. Clocks to the core are off
 - High frequency clock tree is inactive
 - Low frequency clock tree are inactive
 - The following low frequency peripherals are available
 - ACMP, asynchronous external interrupt, PCNT, and I2C can wake-up the device
 - Wakeup to EM0 Active through
 - Peripheral interrupt, reset pin, power on reset, asynchronous pin interrupt, I2C address recognition, or ACMP edge interrupt
 - RAM and register values are preserved
 - Current consumption is only 0.65 μA
 - Energy Profile should see < 1.0 uA while in this mode




EM4 – Shutoff

- EM4 Shutoff is the lowest energy mode of the part. There is no retention except for GPIO PAD state upon register set. Wakeup from EM4 Shutoff requires a reset to the system, returning it back to EM0 Active
 - The following is the only functionality available in EM4
 - pin reset
 - GPIO pin wake-up
 - GPIO pin retention
 - Backup RTC (including retention RAM)
 - Power-On Reset
 - All pins are put into their reset state unless specified to retain state in EM4
 - Current is down to 20 nA





Silicon Lab's standard Energy Mode flow chart








Leopard Gecko special Energy Mode flows

- The Low Energy UART, LEUART, can change DMA states from EM2 to EM1 to enable DMA transfers
 - Once the DMA transfer is completed, the system will go back to EM2







Managing Leopard Gecko's energy mode

- Managing which energy mode the Leopard Gecko can enter based on which peripheral is active by creating a sleep() routine
- Each active peripheral signifies its lowest active energy state by setting a global variable / count using the below routine:
 - blockSleepMode(EMx); where x is 0-4 indicating lowest possible active state
- Each active peripheral is responsible to release its block on an energy state when it becomes no longer active
 - unblockSleepMode(EMx); where x is 0-4 indicating lowest possible active state





blockSleepMode();

```
/** Block the microcontroller from sleeping below a certain mode
* This will block sleep() from entering an energy mode below the one given.
* -- To be called by peripheral HAL's --
* After the peripheral is finished with the operation, it should call unblock with the same state
void blockSleepMode(sleepstate_enum minimumMode)
  INT_Disable();
  sleep_block_counter[minimumMode]++;
  INT_Enable();
```





unblockSleepMode();

```
/** Unblock the microcontroller from sleeping below a certain mode
* This will unblock sleep() from entering an energy mode below the one given.
* -- To be called by peripheral HAL's --
* This should be called after all transactions on a peripheral are done.
void unblockSleepMode(sleepstate_enum minimumMode)
  INT Disable();
  if(sleep block counter[minimumMode] > 0) {
    sleep_block_counter[minimumMode]--;
  INT Enable():
```





sleep();

```
void sleep(void) {
         if (sleep block counter[0] > 0) {
                                                         // Blocked everying below EM0, so just return
                   return;
          } else if (sleep_block_counter[1] > 0) {
                   EMU EnterEM1();
                                                         // Blocked everyithing below EM1, enter EM1
         } else if (sleep_block_counter[2] > 0) {
                   EMU EnterEM2(true);
                                                         // Blocked everything below EM2, enter EM2
         } else if (sleep_block_counter[3] > 0) {
                   EMU EnterEM3(true);
                                                         // Blocked everything below EM3, enter EM3
         } else{
                   EMU EnterEM4();
                                                         // Nothing is blocked, enter EM4
          return;
```





Example pseudo code outline

```
void peripheral_call() {
          blockSleepMode(EMx);
          peripheral routine ...
          enable peripheral_call_interrupt;
void peripheral_IRQHandler() {
         disable peripheral_call_interrupt;
          peripheral interrupt routine ...
          unblockSleepMode(EMx);
int main() {
          CHIP_Init();
          peripheral initialization routine();
         peripheral_call();
          while(1) {
                    sleep();
```

```
void blockSleepMode(sleepstate enum
minimumMode)
   INT Disable();
   sleep_block_counter[minimumMode]++;
   INT Enable():
void unblockSleepMode(sleepstate_enum
minimumMode)
  INT Disable():
  if(sleep_block_counter[minimumMode] > 0) {
     sleep block counter[minimumMode]--;
  INT_Enable();
         void sleep(void) {
                if (sleep_block_counter[0] > 0) {
                        return;
                 } else if (sleep_block_counter[1] > 0) {
                       EMU EnterEM1();
                } else if (sleep_block_counter[2] > 0) {
                        EMU EnterEM2(true);
                } else if (sleep_block_counter[3] > 0) {
                       EMU EnterEM3(true);
                } else{
                       EMU EnterEM4();
                 return;
```





Energy Optimization - Interrupts


- Polling with while-loops can be a useful way to halt CPU processing at a certain stage in a program until a certain condition has been met such as waiting for an oscillator to stabilize or for incoming data on a UART connection. However, a while loop where the CPU continuously checks for a certain condition is not very power efficient.
- Interrupts allows the CPU to go sleep while a condition is waiting to be met such as getting a result from the ADC which is very energy efficient.





Interrupt Requests (IRQ)

- Generic steps of a controller receiving an interrupt
- Enabled, Prioritize, Vector to Interrupt Service Routine





ARM Cortex-M3 Interrupt process

- Similar to the generic interrupt process, but there are multiple specific ISRs available
- These ISRs more efficient direct the controller to the required Interrupt Handle





ARM Cortex-M3


Interrupt Vector Table UARTO ISR Address Single Interrupt Example UART1 ISR Address TIMERO ISR Address TIMER1 ISR Address TIMERO IRQ Main thread TIMERO ISR





ARM Cortex-M3 Nested Interrupt example

- 1. CPU is interrupt with a low priority interrupt
- 2. While in the low priority ISR, a higher priority interrupt occurs
- 3. System jumps to the higher priority ISR in the middle of the lower priority ISR
- 4. The higher priority routine completes and returns to the initial ISR
- 5. The low priority routine completes and returns to where the CPU left off







ARM Cortex-M3 Interrupt priority

- How do you determine which interrupt can interrupt an Interrupt Service Routine (ISR)?
 - Prioritizing the Interrupts
 - Lower-latency interrupts can interrupt a lower-priority ISR to service the most time critical interrupts such as servicing a UART before its buffer overflows
 - A higher priority interrupt will be handled before a lower priority interrupt if they occur simultaneously
- The CPU will continue where it left off after all the pending interrupts have been serviced



ARM Cortex-M3 internal interrupts

```
isr vector:
   .long
                               /* Top of Stack */
           StackTop
           Reset Handler
   . long
                                 /* Reset Handler */
           NMI Handler
                               /* NMI Handler */
   . long
           HardFault Handler
   .long
                                 /* Hard Fault Handler */
           MemManage_Handler
   . long
                                 /* MPU Fault Handler */
   .long
           BusFault Handler
                               /* Bus Fault Handler */
           UsageFault Handler
   .long
                                 /* Usage Fault Handler */
   .long
           Default Handler
                                 /* Reserved */
           Default Handler
                                 /* Reserved */
   .long
           Default Handler
                                 /* Reserved */
   .long
   .long
           Default Handler
                                 /* Reserved */
           SVC Handler
                                 /* SVCall Handler */
   .long
   .long
           DebugMon Handler
                                 /* Debug Monitor Handler */
           Default_Handler
                                 /* Reserved */
   .long
           PendSV Handler
                                 /* PendSV Handler */
   .long
           SysTick Handler
   .long
                                 /* SysTick Handler */
```





/* 16 - UARTO RX */

/* 17 - UARTO TX */

/* 20 - LETIMERO */

/* 18 - LEUARTO */

Silicon Labs Gecko peripheral interrupts

```
/* External interrupts */
                                                                   .long
                                                                           UARTO RX IRQHandler
                            /* 0 - DMA */
    . long
           DMA IRQHandler
                                                                   .long
                                                                           UARTO TX IRQHandler
           GPIO EVEN IRQHandler /* 1 - GPIO EVEN */
    .long
                                                                   .long
                                                                           LEUARTO IRQHandler
           TIMERO IRQHandler /* 2 - TIMERO */
    . long
                                                                           LEUART1 IRQHandler /* 19 - LEUART1 */
                                                                   . long
    .long
           USARTO RX IRQHandler /* 3 - USARTO RX */
                                                                   long
                                                                           LETIMERO IRQHandler
    . long
           USARTO TX IRQHandler /* 4 - USARTO TX */
                                                                           PCNTO IRQHandler
                                                                                            /* 21 - PCNTO */
                                                                   . long
           ACMP0 IRQHandler
                             /* 5 - ACMPO */
    . long
                                                                           PCNT1 IRQHandler
                                                                                            /* 22 - PCNT1 */
                                                                   . long
           ADC0 IRQHandler
                              /* 6 - ADC0 */
    .long
                                                                           PCNT2 IRQHandler
                                                                                            /* 23 - PCNT2 */
                                                                   . long
           DACO IRQHandler
                              /* 7 - DACO */
    .long
                                                                           RTC IRQHandler
                                                                                            /* 24 - RTC */
                                                                   . long
           . long
                                                                   . long
                                                                           CMU IRQHandler
                                                                                            /* 25 - CMU */
           GPIO ODD IRQHandler /* 9 - GPIO ODD */
    .long
                                                                           VCMP IRQHandler
                                                                                             /* 26 - VCMP */
                                                                   .long
           TIMER1_IRQHandler /* 10 - TIMER1 */
    .long
                                                                           LCD IRQHandler
                                                                                            /* 27 - LCD */
                                                                   . long
           TIMER2 IRQHandler /* 11 - TIMER2 */
    . long
                                                                           MSC IRQHandler
                                                                                            /* 28 - MSC */
                                                                   .long
    .long
           USART1 RX IRQHandler /* 12 - USART1 RX */
                                                                                            /* 29 - AES */
                                                                   .long
                                                                           AES IRQHandler
           USART1 TX IRQHandler
                                /* 13 - USART1 TX */
    . long
                                 /* 14 - USART2 RX */
    . long
           USART2 RX IRQHandler
                                  /* 15 - USART2 TX */
    .long
           USART2 TX IRQHandler
```





Peripheral IRQ generation

23.5.9 LETIMERn_IF - Interrupt Flag Register

Offset	Bit Position																															
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	=	10	6	8	7	9	2	4	8	2	-	0
Reset				•	•					•		•									•							0	0	0	0	0
Access																												æ	В	В	æ	æ
Name																												REP1	REP0	UF	COMP1	COMPO

Bit	Name	Reset	Access	Description							
31:5	Reserved	Reserved To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (
4	REP1	0	R	Repeat Counter 1 Interrupt Flag							
	Set when repeat c	Set when repeat counter 1 reaches zero.									
3	REP0	0	R	Repeat Counter 0 Interrupt Flag							
	Set when repeat c	Set when repeat counter 0 reaches zero or when the REP1 interrupt flag is loaded into the REP0 interrupt flag.									
2	UF	0	R	Underflow Interrupt Flag							
	Set on LETIMER underflow.										
1	COMP1	0	R	Compare Match 1 Interrupt Flag							
	Set when LETIMER reaches the value of COMP1										
0	COMP0	0	R	Compare Match 0 Interrupt Flag							
	Set when LETIMER reaches the value of COMP0										

- A peripheral interrupt to the system will only occur when:
 - The interrupt conditions sets its bit in the IF register, and
 - The corresponding bit in the IEN register is set
 - And, the Interrupt has been enabled through the MCU NVIC, Nested Vector Interrupt Controller





NVIC – Nested Vector Interrupt Controller

- Integrated in the ARM Cortex-M processor
 - Each IRQ will set a pending bit in the NVIC register when asserted
 - An interrupt to the Interrupt Service Routine will occur only if this interrupt is Enabled in the NVIC



- The pending bit will automatically be cleared by hardware when the corresponding ISR is entered
- NOTE: The interrupt flag in the peripheral Interrupt Flag registers are not automatically cleared when the ISR is entered



Interrupt priority

- Each IRQ has 3 bits in the Priority Level Registers (IPRn) that control the interrupt priority
- These bits can be configured to two types of priority:
 - Preempt determines whether an interrupt can be executed when the processor is already running another ISR
 - And, sub priority determines which interrupt is vectored to if two interrupts have the same preempt priority
 - If the preempts have the same sub priority, the interrupt with the lower IRQ number will be handled first (ex. IRQ0 has highest priority out of reset)





Interrupt Priority Register

 The number of bits for preempt and sub priority are defined by the bits set in the AIRC register

Figure 2.2. Definition of Priority Fields in Priority Level Register

PRIGROUP	Bit 7 Bit 6		Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
0-4	Preempt	priority		Not implemented									
5	Preempt	priority	Sub priority	Not implemented									
6	Preempt priority	Sub prior	ity	Not implemented									
7	Sub prior	ity		Not implemented									





How to insure atomic instruction operation?

- In concurrent programming, an **operation** (or set of **operations**) is **atomic**, linearizable, indivisible or uninterruptible if it appears to the rest of the system to occur instantaneously. Atomicity is a guarantee of isolation from concurrent processes. (definition by Google)
 - All interrupts disabled, INT_Disable()
 - Atomic operation
 - All interrupts renabled, INT_Enable()





Best practices in ISR code writing

Clear pending interrupts immediate in the ISR so that if another interrupt occurs, you will not be clearing an interrupt that has not been processed

```
void peripheral_IRQHandler() {
    int intFlags;
    intFlags = Peripheral_IntGet(Peripheral); //determine pending interrupts
    Peripheral_IntClear(Peripheral, intFlags);
    /*ISR handling code based on interrupts set in intFlag*/
}
```






Best practices in ISR code writing – part 2

If an interrupt routine needs to be atomic or it cannot be interrupted by another interrupt, interrupts through the NVIC should be disabled and then re-enabled

```
int intFlags;
INT__Disable()
intFlags = Peripheral_IntGet(Peripheral); //determine pending interrupts
Peripheral_IntClear(Peripheral, intFlags);
/*ISR handling code based on interrupts set in intFlag*/
INT__Enable();
```











Low Energy Timer














Low Energy Timer Highlights

- 16-bit counter, 8-bit repeat
- Clocked from LFXO/LFRCO
- Waveform generation
- Duty cycle control of external components/sensors
- Availabled down to Deep Sleep (EM2)



Leopard Gecko - Available down in EM3 using the ULFRCO




Low Energy Timer

- a 16-bit down counter which is clocked off the LFA clock branch
- The top of the counter can be set to COMPO or to 0xFFFF upon underflow, reaching 0
- Interrupts can be generated on count matches to COMPO, COMP1, and Underflow
 - The Interrupt status can be found in the LETIMERO IF register
- The LETIMER clock frequency is defined by the following equation based on the LETIMERn 4-bit prescaler value in the CMU_LFAPRESCO register
 - LETIMERfrequency = LFACLKfrequency / 2^LETIMERn





Low Energy Timer







- First, the clock tree to the LETIMERO must be established
 - Without establishing the clock tree, all writes to the LETIMERO registers will not occur
 - Pseudo code in the CMU setup routine to enable the LETIMERO clock tree:
 - If using LFXO, enable the LFXO using the CMU_OscillatorEnable routine
 - Select the appropriate Low Frequency clock for the LFA clock tree depending on lowest energy mode for the LETIMERO
 - If EM0 EM2, use CMU_ClockSelectSet to select the LFXO for LFA
 - If EM3, use the CMU_ClockSelectSet to select ULFRCO for LFA
 - Enable the Low Frequency clock tree by using the CMU_ClockEnable for CORELE
 - Lastly, enable the LFA clock tree to the LETIMERO using the CMU_ClockEnable for the LETIMERO





- Second, the LETIMERO must be set up
 - Define all variables in the LETIMER_Init_TypeDef to configure the LETIMERO to perform as desired (disable the LETIMERO at this time)
 - Then initialize the LETIMERO using the LETIMER_Init command
 - If required, writing directly to the CMU->LFAPRESCO register, update the LFA prescaler
 - Program the COMP0 and COMP1 register with the values required to obtain the functionality desired using LETIMER_CompareSet command
 - Wait for the LETIMERO synch bit is cleared before proceeding by accessing the register LETIMERO->SYNCBUSY



- Third, the LETIMERO interrupts must be enabled
 - Clear all interrupts from the LETIMERO to remove any interrupts that may have been set up inadvertently by accessing the LETIMERO->IFC register or the emlib routine
 - Enable the appropriate LETIMERO interrupts by setting the appropriate bits in the LETIMERO->IEN register or using an emlib routine
 - Set the appropriate BlockSleep mode for this peripheral based on the system configuration such as going to EM3 or limiting to a higher EM level such as EM1 or EM2
 - Enable interrupts to the CPU by enabling the LETIMERO in the Nested Vector Interrupt Control register using NVIC_EnableIRQ(LETIMERO_IRQn);





- Fourth, the LETIMERO interrupt handler must be included
 - Routine name must match the vector table name:

```
Void LETIMERO_IRQHandler(void) {
}
```

- Inside this routine, you add the functionality that is desired for the LETIMERO interrupts
- Note: Most timers are meant to repeat, so an unBlockSleep call most likely will not be needed in the LETIMERO interrupt handler



- Lastly, enable the LETIMERO when it is desired to have the peripheral to start operation
 - Can enable the LETIMERO by writing directly to the LETIMERO or using the emlib routin LETIMER_Enable(LETIMERO, true);



LETIMERO Compare Registers

- The LETIMER has two compare match registers, LETIMERn_COMP0 and LETIMERn_COMP1
 - Each of these compare registers are capable of generating an interrupt when the counter value LETIMERn_CNT becomes equal to their value.
 - When LETIMERn_CNT becomes equal to the value of LETIMERn_COMPO, the interrupt flag COMPO in LETIMERn_IF is set, and when LETIMERn_CNT becomes equal to the value of LETIMERn_COMP1, the interrupt flag COMP1 in LETIMERn_IF is set.
 - Setting the correct count value with the known period of the clock used by LETIMER, the
 period of the LETIMER can be divided into an On Duty Cycle and an Off Duty Cycle





LETIMERO Top Value

• If COMPOTOP in LETIMERn_CTRL is set, the value of LETIMERn_COMPO acts as the top value of the timer, and LETIMERn_COMPO is loaded into LETIMERn_CNT on timer underflow.



- A specific period of the LETIMERO can be set by COMPOTOP being set and the correct count value programmed into COMPO if the clock period is known for the LETIMER
- Else, the timer wraps around to 0xFFFF. The underflow interrupt flag
 UF in LETIMERn_IF is set when the timer reaches zero
 - The period with COMPOTOP is defined by 0xFFFF * the clock period used for LETIMER





LETIMER Buffered Top Value

- If BUFTOP in LETIMERn_CTRL is set, the value of LETIMERn_COMP0 is buffered by LETIMERn_COMP1
- In this mode, the value of LETIMERn_COMP1 is loaded into LETIMERn_COMP0 every time LETIMERn_REP0 is about to decrement to 0
- This can for instance be used in conjunction with the buffered repeat mode to generate continually changing output waveforms
- Write operations to LETIMERn_COMPO have priority over buffer loads



- Lastly, enable the LETIMERO when it is desired to have the peripheral to start operation
 - Can enable the LETIMERO by writing directly to the LETIMERO or using the emlib routin LETIMER_Enable(LETIMERO, true);



LETIMER Repeat Modes

Table 2.1. LETIMER Repeat Modes


REPMODE	Mode	Description
00	Free	The timer runs until it is stopped
01	One-shot	The timer runs as long as LETIMERn_REP0 != 0. LETIMERn_REP0 is decremented at each timer underflow.
10	Buffered	The timer runs as long as LETIMERn_REP0 != 0. LETIMERn_REP0 is decremented on each timer underflow. If LETIMERn_REP1 has been written, it is loaded into LETIMERn_REP0 when LETIMERn_REP0 is about to be decremented to 0.
11	Double	The timer runs as long as LETIMERn_REP0 != 0 or LETIMERn_REP1 != 0. Both LETIMERn_REP0 and LETIMERn_REP1 are decremented at each timer underflow.





Free Running flow diagram

Figure 23.2. LETIMER State Machine for Free-running Mode





LETIMER interrupt emlib routine examples

- There are 5 interrupts available for LETIMER0
- emlib routine to enable interrupts
- LETIMER_IntEnable(LETIMER_TypeDef *letimer, unit32 flags);
 nlib routine to disable interrupts

 LETIMER_IntDisable(LETIMER_TypeDef *letimer, unit32 flags);
 ib routine to all
- emlib routine to disable interrupts
- emlib routine to clear interrupts
 - LETIMER_IntClear(LETIMER) TypeDef *letimer, unit32_flags); xample
- example

```
IntEnable(LETIMER TypeDef *letimer, uint32 t flags)
```







Below is a list of required reading for this course. Questions from these readings plus the lectures from August 23rd, 2016 onward will be on the weekly quiz.

• "Testing and Debugging Concurrency Bugs in Event-Driven Programs," Guy Martin Tchamgoue, Kyong-Hoon Kim, and Yong-Kee Jim https://www.silabs.com/Support%20Documents/TechnicalDocs/manage-the-iot-on-an-energy-budget.pdf

Recommended readings. These readings will not be on the weekly quiz, but will be helpful in the class programming assignments and course project.

- "Silicon Labs' Energy Modes App note AN0007" http://www.silabs.com/Support%20Documents/TechnicalDocs/AN0007.pdf
- "Protothreads: Simplifying Event-Driven Programming of Memory-Constrained Embedded Systems," Adam Dunkels, Oliver Schmidt, Tiemo Voigt, Muneeb Ali
 http://muneebali.com/pubs/dunkels06protothreads.pdf
- EFM32 CMU application note AN0004 http://www.silabs.com/Support%20Documents/TechnicalDocs/AN0004.pdf
- EFM32 GPIO application note AN0012 <u>http://www.silabs.com/Support%20Documents/TechnicalDocs/AN0012.pdf</u>
- EFM32 Low Energy Timer LETIMER application note AN0026 http://www.silabs.com/Support%20Documents/TechnicalDocs/AN0026.pdf

Important web link below. It will take you to the Silicon Labs' application note home page for the Silicon Labs' EFM32 family of products: http://www.silabs.com/products/mcu/Pages/32-bit-mcu-application-notes.aspx



Quiz 2

- Due by 11:59pm on Sunday, January 29th, 2017
- Questions will be from the required reading plus lectures from January 17th, 2017 onward





Today's Summary

- Simplicity Studio Tutorial
- Quiz 1 review
- Keeping Track of the Energy State
- Interrupts
- LETIMERO
- GPIO
- Reading List
- Quiz 2 assigned





Discussion topics for next lecture

- Review of Simplicity Exercise
- GPIO peripheral
- Synchronous and Asynchronous Routines
- Mobile/Pervasive Adaptive Computing System Considerations
- Network considerations
- Documentation style sheet
- Programming Assignment #1
 - Objective: Become familiar with the Silicon Labs' Simplicity development system as well as learn the different Leopard energy modes and how to manage these energy modes.

