







UNIT NO 2

COMBINATIONAL LOGIC

2.10 Multiplexers





CS8351

DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common to CSE & IT)

INFORMATION TECHNOLOGY
















MULTIPLEXER

- A multiplexer or MUX, is a combinational circuit with more than one input line, one
 output line and more than one selection line.
- A multiplexer selects binary information present from one of many input lines, depending upon the logic status of the selection inputs, and routes it to the output line.
- Normally, there are 2n input lines and n selection lines whose bit combinations determine which input is selected.
- The multiplexer is often labeled as MUX in block diagrams.

A multiplexer is also called a **data selector**, since it selects one of many inputs and steers the binary information to the output line.








2-to-1- line Multiplexer

The circuit has two data input lines, one output line and one selection line, S.

- ☐ When S= 0, the upper AND gate is enabled and I0 has a path to the output.
- ☐ When S=1, the lower AND gate is enabled and I1 has a path to the output.



The multiplexer acts like an electronic switch that selects one of the two sources

Truth table

S	Y
0	lo
1	l ₁








4-to-1-line Multiplexer:

A 4-to-1-line multiplexer has four (2n) input lines, two (n) select lines and one output line. It is the multiplexer consisting of four input channels and information of one of the channels can be selected and transmitted to an output line according to the select inputs combinations. Selection of one of the four input channel is possible by two selection inputs.

Each of the four inputs I0 through I3, is applied to one input of AND gate. Selection lines S1 and S0 are decoded to select a particular AND gate. The outputs of the AND gate are applied to a single OR gate that provides the 1-line output.

4-to-1-Line Multiplexer







Function table

Sı	So	Y
0	0	lo
0	1	l ₁
1	0	l ₂
1	1	I 3

- To demonstrate the circuit operation, consider the case when S1S0= 10. The AND gate * associated with input I2 has two of its inputs equal to 1 and the third input connected to 12. The other three AND gates have at least one input equal to 0, which makes their outputs equal to 0. The OR output is now equal to the value of I2, providing a path from the selected input to the output.
- The data output is equal to I0 only if S1= 0 and S0= 0; Y= I0S1'S0'.
- The data output is equal to I1 only if S1= 0 and S0= 1; Y= I1S1'S0.
- The data output is equal to I2 only if S1= 1 and S0= 0; Y= I2S1S0'.
- The data output is equal to I3 only if S1= 1 and S0= 1; Y= I3S1S0. П


When these terms are ORed, the total expression for the data output is,







Quadruple 2-to-1 Line Multiplexer









- This circuit has four multiplexers, each capable of selecting one of two input lines. Output Y0 can be selected to come from either A0 or B0. Similarly, output Y1 may have the value of A1 or B1, and so on. Input selection line, S selects one of the lines in each of the four multiplexers. The enable input E must be active for normal operation.
- □Although the circuit contains four 2-to-1-Line multiplexers, it is viewed as a circuit that selects one of two 4-bit sets of data lines. The unit is enabled when E= 0. Then if S= 0, the four A inputs have a path to the four outputs. On the other hand, if S=1, the four B inputs are applied to the outputs. The outputs have all 0's when E= 1, regardless of the value of S.

Application

The multiplexer is a very useful MSI function and has various ranges of applications in data communication. Signal routing and data communication are the important applications of a multiplexer. It is used for connecting two or more sources to guide to a single destination among computer units and it is useful for constructing a common bus system. One of the general properties of a multiplexer is that Boolean functions can be implemented by this device.







Implementation of Boolean Function using MUX

- Any Boolean or logical expression can be easily implemented using a multiplexer. If a Boolean expression has (n+1) variables, then _n' of these variables can be connected to the select lines of the multiplexer.
- The remaining single variable along with constants 1 and 0 is used as the input of the multiplexer. For example, if C is the single variable, then the inputs of the multiplexers are C, C', 1 and 0. By this method any logical expression can be implemented.
- In general, a Boolean expression of (n+1) variables can be implemented using a multiplexer with 2n inputs.
- 1. Implement the following Boolean function using 4: 1 multiplexer, $F(A, B, C) = \sum m(1, 3, 5, 6)$.

Solution:

Variables, n= 3 (A, B, C) Select lines= n-1 = 2 (**S1, S0**) 2n-1 to MUX i.e., 22 to 1 = 4 to 1 MUX Input lines= 2n-1 = 22 = 4 (**D0, D1, D2, D3**)



Implementation table

Apply variables A and B to the select lines. The procedures for implementing the function are:

- 1. List the input of the multiplexer
- 2. List under them all the midterms in two rows as shown below.


The first half of the minterms is associated with A' and the second half with A. The given function is implemented by circling the minterms of the function and applying the following rules to find the values for the inputs of the multiplexer.

- ☐ If both the minterms in the column are not circled, apply 0 to the corresponding input.
- ☐ If both the minterms in the column are circled, apply 1 to the corresponding input.
- ☐ If the bottom minterm is circled and the top is not circled, apply C to the input.
- ☐ If the top minterm is circled and the bottom is not circled, apply C' to the input.

3	\mathbf{D}_0	D ₁	\mathbf{D}_2	D ₃
$\overline{\mathbf{c}}$	0	1	2	3
С	4	3	6	7
20. 0	0	1	С	C












2. $F(x, y, z) = \sum m(1, 2, 6, 7)$ **Solution:**

Implementation table

	\mathbf{D}_0	D ₁	D ₂	D ₃
z	0	1	2	3
Z	4	5	6	7
	0	z	1	z








3. F (A, B, C) = \sum m (1, 2, 4, 5) Solution:

Variables, n= 3 (A, B, C) Select lines= n-1 = 2 (**S1, S0**) 2n-1 to MUX i.e., 22 to 1 = 4 to 1 MUX Input lines= 2n-1 = 22 = 4 (**D0, D1, D2, D3**)

Implementation table










4. F(P, Q, R, S)= $\sum m$ (0, 1, 3, 4, 8, 9, 15)

Solution:

Variables, n= 4 (P, Q, R, S) Select lines= n-1 = 3 (**S2, S1, S0**) 2n-1 to MUX i.e., 23 to 1 = 8 to 1 MUX Input lines= 2n-1 = 23 = 8 (**D0, D1, D2, D3, D4, D5, D6, D7**)

Implementation table

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
s	0	1	2	(3)	4	5	6	7
S	⊗	(3)	10	11	12	13	14	(15
	1	1	0	s	s	0	0	S









5. Implement the Boolean function using 8: 1 and also using 4:1 multiplexer $F(A, B, C, D) = \sum m(0, 1, 2, 4, 6, 9, 12, 14)$

2	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
s	0	1	2	(3)	4	5	6	7
S	8	9	10	11	12	13	14	(15)
30	1	1	0	Ī	s	0	0	S

Solution:

Variables, n= 4 (A, B, C, D) Select lines= n-1 = 3 (**S2, S1, S0**)

2n-1 to MUX i.e., 23 to 1 = 8 to 1 MUX

Input lines= 2n-1 = 23 = 8 (**D0**, **D1**, **D2**, **D3**, **D4**, **D5**, **D6**, **D7**)






CS8351

DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common to CSE & IT)

Multiplexer Implementation

D_4 D_5 D_6 D₇ D_3 D_1 D_2 \mathbf{D}_0 $\bar{\mathbf{D}}$ 5 D 8 10 (12 13 15 D 0

Multiplexer Implementation (Using 8: 1 MUX)










Using 4: 1 MUX










6. $F(A, B, C, D) = \sum_{m} (1, 3, 4, 11, 12, 13, 14, 15)$

Solution:

Variables, n= 4 (A, B, C, D) Select lines= n-1 = 3 (**S2, S1, S0**) 2n-1 to MUX i.e., 23 to 1 = 8 to 1 MUX Input lines= 2n-1 = 23 = 8 (**D0, D1, D2, D3, D4, D5, D6, D7**)

Implementation table









7. Implement the Boolean function using 8: 1 multiplexer.

$$F(A, B, C, D) = A'BD' + ACD + B'CD + A'C'D.$$


Solution:

Convert into standard SOP form,

- = A'BD' (C'+C) + ACD (B'+B) + B'CD (A'+A) + A'C'D (B'+B)
- = A'BC'D' + A'BCD'+ <u>AB'CD</u> + ABCD + A'B'CD + <u>AB'CD</u> + A'B'C'D+ A'BC'D
- = A'BC'D' + A'BCD'+ AB'CD + ABCD + A'B'CD + A'B'C'D+ A'BC'D
- = m4 + m6 + m11 + m15 + m3 + m1 + m5
- $= \sum m (1, 3, 4, 5, 6, 11, 15)$

Implementation table

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
D	0	1	2	3	4	5	6	7
D	8	9	10	(11)	12	13	14	(15)
3	0	$\overline{\mathrm{D}}$	0	1	$\overline{\mathbf{D}}$	$\overline{\mathrm{D}}$	$\overline{\mathrm{D}}$	D









8. Implement the Boolean function using 8: 1 multiplexer.

$$F(A, B, C, D) = AB'D + A'C'D + B'CD' + AC'D.$$

Solution:


Convert into standard SOP form,

- = AB'D (C'+C) + A'C'D (B'+B) + B'CD' (A'+A) + AC'D (B'+B)
- $= \underline{AB'C'D} + \underline{AB'CD} + \underline{A'B'C'D} + \underline{A'B'C'D} + \underline{A'B'C'D} + \underline{AB'C'D} +$
- = AB'C'D + AB'CD+ A'B'C'D + A'BC'D + A'B'CD' + AB'CD'+ ABC'D
- = m9+ m11+ m1+ m5+ m2+ m10+ m13
- $= \sum m (1, 2, 5, 9, 10, 11, 13).$

Multiplexer Implementation

Implementation table

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
D	0	1	2	3	4	(5)	6	7
D	8	9	10	(1)	12	13	14	15
	0	1	1	D	0	1	0	0









9. Implement the Boolean function using 8: 1 and also using 4:1 multiplexer


$$F(w, x, y, z) = \sum m(1, 2, 3, 6, 7, 8, 11, 12, 14)$$

Solution:

Variables, n = 4 (w, x, y, z) Select lines= n-1 = 3 (**S2, S1, S0**) 2n-1 to MUX i.e., 23 to 1 = 8 to 1 MUX Input lines= 2n-1 = 23 = 8 (**D0, D1, D2, D3, D4, D5, D6, D7**)

Implementation table

	483									
,	\mathbf{D}_0	D_1	\mathbf{D}_2	D ₃	D_4	D ₅	D_6	D ₇		
Z	0	1	2	3	4	5	6	7		
Z	8	9	10	(11)	(12)	13	(14)	15		
	Z	z	z	1	Z	0	1	z		










(Using 4:1 MUX)










10. Implement the Boolean function using 8: 1 multiplexer $F(A, B, C, D) = \prod m(0, 3, 5, 8, 9, 10, 12, 14)$

Solution:

Variables, n= 4 (A, B, C, D) Select lines= n-1 = 3 (**S2, S1, S0**) 2n-1 to MUX i.e., 23 to 1 = 8 to 1 MUX Input lines= 2n-1 = 23 = 8 (**D0, D1, D2, D3, D4, D5, D6, D7**)

Implementation table

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
D	0	1	2	3	4	5	6	7
D	8	9	10	(11)	12	(13)	14	(15)
9, 6	0	D	D	D	$\overline{\mathrm{D}}$	D	D	1









11. Implement the Boolean function using 8: 1 multiplexer

$$F(A, B, C, D) = \sum m(0, 2, 6, 10, 11, 12, 13) + d(3, 8, 14)$$

Solution:


Variables, n= 4 (A, B, C, D) Select lines= n-1 = 3 (**S2, S1, S0**)

2n-1 to MUX i.e., 23 to 1 = 8 to 1 MUX

Input lines= 2n-1 = 23 = 8 (**D0**, **D1**, **D2**, **D3**, **D4**, **D5**, **D6**, **D7**)

Implementation table

	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
D	0	1	2	3	4	5	6	7
D	8	9	(10)	(11)	12	13	14)	15
	1	0	1	1	D	D	1	0








12. An 8×1 multiplexer has inputs A, B and C connected to the selection inputs S2, S1, and S0 respectively. The data inputs I0 to I7 are as follows

I1=I2=I7= 0; I3=I5= 1; I0=I4= D and I6= D'.

Determine the Boolean function that the multiplexer implements.








Demultiplexing

Demultiplexing means one into many. Demultiplexing is the process of taking information from one input and transmitting the same over one of several outputs.

A demultiplexer is a combinational logic circuit that receives information on a single input and transmits the same information over one of several (2n) output lines.



The block diagram of a demultiplexer which is opposite to a multiplexer in its operation is shown above. The circuit has one input signal, _n' select signals and 2n output signals. The select inputs determine to which output the data input will be connected. As the serial data is changed to parallel data, i.e., the input caused to appear on one of the n output lines, the demultiplexer is also called a —*data distributer* or a —*serial-to-parallel converter*.








1-to-4 Demultiplexer

A 1-to-4 demultiplexer has a single input, **Din**, four outputs (**Y0 to Y3**) and two select inputs (**S1 and S0**).

Logic Symbol



The input variable Din has a path to all four outputs, but the input information is directed to only one of the output lines.

The truth table of the 1-to-4 demultiplexer is shown below.

Truth table of 1-to-4 demultiplexer



Enable	S ₁	So	Din	Yo	Y1	Y2	Y 3
0	Х	Х	Х	0	0	0	0
1	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	0	0	0	0
1	0	1	1	0	1	0	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	0
1	1	1	0	0	0	0	0
1	1	1	1	0	0	0	1




From the truth table, it is clear that the data input, Din is connected to the output Y0, when S1= 0 and S0= 0 and the data input is connected to output Y1 when S1= 0 and S0= 1. Similarly, the data input is connected to output Y2 and Y3 when S1= 1 and S0= 0 and when S1= 1 and S0= 1, respectively. Also, from the truth table, the expression for outputs can be written as follows,

□ Y0= S1'S0'Din

 \square Y1= S1'S0Din

 \square Y2= S1S0'Din

 \square Y3= S1S0Din









Now, using the above expressions, a 1-to-4 demultiplexer can be implemented using four 3-input AND gates and two NOT gates. Here, the input data line Din, is connected to all the AND gates. The two select lines S1, S0 enable only one gate at a time and the data that appears on the input line passes through the selected gate to the associated output line.

1-to-8 Demultiplexer

A 1-to-8 demultiplexer has a single input, **Din**, eight outputs (**Y0 to Y7**) and three select inputs (**S2**, **S1 and S0**). It distributes one input line to eight output lines based on the select inputs. The truth table of 1-to-8 demultiplexer is shown below.

Din	S ₂	S ₁	So	Y 7	Y ₆	Y 5	Y4	Y 3	Y2	Y 1	Yo
0	Х	Х	Х	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0







From the above truth table, it is clear that the data input is connected with one of the eight outputs based on the select inputs. Now from this truth table, the expression for eight outputs can be written as follows:

Y0= S2'S1'S0'Din

Y4= S2 S1'S0'Din

Y1= S2'S1'S0Din

Y5= S2 S1'S0Din

Y2= S2'S1S0'Din

Y6= S2 S1S0'Din

Y3= S2'S1S0Din

Y7= S2S1S0Din


- □Now using the above expressions, the logic diagram of a 1-to-8 demultiplexer can be drawn as shown below.
- ☐ Here, the single data line, Din is connected to all the eight AND gates, but only one of the eight AND gates will be enabled by the select input lines. For example, if S2S1S0= 000, then only AND gate-0 will be enabled and thereby the data input, Din will appear at Y0
- ☐ Similarly, the different combinations of the select inputs, the input Din will appear at the respective output.







Logic diagram of 1-to-8 demultiplexer










1. Design 1:8 demultiplexer using two 1:4 DEMUX.







2. Implement full subtractor using demultiplexer.

	Inputs		Outputs				
A	В	Bin	Difference(D)	Borrow(Bout)			
0	0	0	0	0			
0	0	1	1	1			
0	1	0	, 1	1			
0	1	1	70	1			
1	0	0		0			
1	0		0 0				
1	(1)	/(0 🔾	// /0 / (
1	1	1					

