



Sai
SAI RAM
ENGINEERING COLLEGE
INSTITUTE OF TECHNOLOGY

West Tambaram, Chennai - 44

YEAR

II

SEM

III

CS 8351

DIGITAL PRINCIPLES AND SYSTEM DESIGN
(Common to CSE & IT)

UNIT NO.4

**4.1 ANALYSIS OF ASYNCHRONOUS SEQUENTIAL
CIRCUITS**

Version: 1.0


Transition Table

Transition table is useful to analyze an asynchronous circuit from the circuit diagram


Procedure to obtain transition table:

1. Determine all feedback loops in the circuits
2. Mark the input (y_i) and output (Y_i) of each feedback loop.
3. Derive the Boolean functions of all Y 's.
4. Plot each Y function in a map and combine all maps into one table.
5. Circle those values of Y in each square that are equal to the value of y in the same row.

An Example of Transition Table



$$Y_1 = xy_1 + x'y_2$$
$$Y_2 = xy_1 + x'y_2$$



State Table

- When input x changes from 0 to 1 while $y=00$:
 - Y changes to 01 \in unstable
 - y becomes 01 after a short delay \in stable at the second row
 - The next state is $Y=01$
- Each row must have **at least one** stable state
- Analyze each state in this way can obtain its state Table.

	x	
	0	1
$y_1 y_2$	0	1
00	00	01
01	11	01
11	11	10
10	00	10

Present State		Next State			
		X=0		X=1	
0	0	0	0	0	1
0	1	1	1	0	1
1	0	0	0	1	0
1	1	1	1	1	0

y₁y₂x : total state

4 stable total states: 000,011,110,101

Flow Table

- Similar to a transition table except the states are represented by ***letter symbols***
- Can also include the output values
- Suitable to obtain the logic diagram from it

Primitive flow table:

only one stable state in each row

	$x_1 x_2$			
	00	01	11	10
a	$\textcircled{a}, 0$	$\textcircled{a}, 0$	$\textcircled{a}, 0$	$b, 0$
b	$a, 0$	$a, 0$	$\textcircled{b}, 1$	$\textcircled{b}, 0$

(b) Two states with two inputs and one output

	x	
	0	1
a	\textcircled{a}	b
b	c	\textcircled{b}
c	\textcircled{c}	d
d	a	\textcircled{d}

(a) Four states with one input

Flow Table to Circuits

Procedure to obtain circuits from flow table:

- Assign to each state a distinct binary value (convert to a transition table)
- Obtain circuits from the map

Two difficulties:


- The binary state assignment (to avoid race)
- The output assigned to the unstable states

	$x_1 x_2$			
	00	01	11	10
y				
0	$\textcircled{0}$	$\textcircled{0}$	$\textcircled{0}$	1
1	0	0	$\textcircled{1}$	$\textcircled{1}$

(a) Transition table
 $Y = x_1 x_2' + x_1 y$

	$x_1 x_2$			
	00	01	11	10
y				
0	0	0	0	0
1	0	0	1	0

(b) Map for output
 $z = x_1 x_2 y$



(c) Logic diagram

Race Conditions

Race condition:

- two or more binary state variables will change value when one input variable changes
- Cannot predict state sequence if unequal delay is encountered

Non-critical race:

The final stable state does not depend on the change order of state variables.

DIGITAL PRINCIPLES AND SYSTEM DESIGN
(Common to CSE & IT)

		x	
		0	1
$y_1 y_2$			
00		00	11
01			11
11			11
10			11

(a) Possible transitions:

00 \rightarrow 11
00 \rightarrow 01 \rightarrow 11
00 \rightarrow 10 \rightarrow 11

		x	
		0	1
$y_1 y_2$			
00		00	11
01			01
11			01
10			11

(b) Possible transitions:

00 \rightarrow 11 \rightarrow 01
00 \rightarrow 01
00 \rightarrow 10 \rightarrow 11 \rightarrow 01

Critical race:

- The change order of state variables will result in different stable states.
- Should be avoided!!

		x	
		0	1
$y_1 y_2$			
00		00	11
01			01
11			11
10			10

(a) Possible transitions:

00 \rightarrow 11
00 \rightarrow 01
00 \rightarrow 10

		x	
		0	1
$y_1 y_2$			
00		00	11
01			11
11			11
10			10

(b) Possible transitions:

00 \rightarrow 11
00 \rightarrow 01 \rightarrow 11
00 \rightarrow 10

Race-Free State Assignment

DIGITAL PRINCIPLES AND SYSTEM DESIGN
(Common to CSE & IT)

Race can be avoided by proper state assignment

- Direct the circuit through intermediate unstable states with a unique state-variable change
- It is said to have a cycle

		x	
		0	1
y ₁ y ₂	00	00	01
	01		11
	11		10
	10		10

(a) State transition:
00 → 01 → 11 → 10

		x	
		0	1
y ₁ y ₂	00	00	01
	01		11
	11		11
	10		10

(b) State transition:
00 → 01 → 11

- Must ensure that a cycle will terminate with a stable state
- Otherwise, the circuit will keep going in unstable states

DIGITAL PRINCIPLES AND SYSTEM DESIGN
(Common to CSE & IT)

		<i>x</i>	
		0	1
<i>y</i> ₁ <i>y</i> ₂	00	00	01
	01		11
	11		10
	10		01


(c) Unstable

→ 01 → 11 → 10 →

Stability Check

Asynchronous sequential circuits may oscillate between unstable states due to the feedback

- Must check for stability to ensure proper operations
Can be easily checked from the transition table
- Any column has no stable states unstable
- Ex: when $x_1x_2=11$, Y and y are never the same
$$Y = x'_1x_2 + x_2y'$$



(a) Logic diagram

		$x_1 \ x_2$			
		00	01	11	10
y	0	0	1	1	0
	1	0	1	0	0


(b) Transition table

Latches in Asynchronous Circuits

- The traditional configuration of asynchronous circuits is using one or more feedback loops
 - No real delay elements
- It is more convenient to employ the SR latch as a memory element in asynchronous circuits

- Produce an orderly pattern in the logic diagram with the memory elements clearly visible
- SR latch is also an asynchronous circuit
 - Will be analyzed first using the method for asynchronous circuits.


SR Latch with NOR Gates



(a) Crossed-coupled circuit

S	R	Q	Q'	
1	0	1	0	(After $SR = 10$)
0	0	1	0	
0	1	0	1	(After $SR = 01$)
0	0	0	1	
1	1	0	0	

(b) Truth table



(c) Circuit showing feedback


		SR			
		00	01	11	10
y	0	0	0	0	1
	1	1	0	0	1

$$Y = SR' + R'y$$

$$Y = S + R'y \text{ when } SR = 0$$

(d) Transition table

SR Latch with NAND Gates




(a) Crossed-coupled circuit

S	R	Q	Q'
1	0	0	1
1	1	0	1
0	1	1	0
1	1	1	0
0	0	1	1

(After $SR = 10$)

(After $SR = 01$)

(b) Truth table



(c) Circuit showing feedback

		SR			
		00	01	11	10
y					
0		1	1	0	0
1		1	1	1	0

$$Y = S' + Ry \text{ when } S'R' = 0$$

(d) Transition table


Analysis Procedure

Procedure to analyze an asynchronous sequential circuits with SR latches:

1. Label each latch output with Y_i and its external feedback path (if any) with y_i
2. Derive the Boolean functions for each S_i and R_i
3. Check whether $SR=0$ (NOR latch) or $S'R'=0$ (NAND latch) is satisfied
4. Evaluate $Y=S+R'y$ (NOR latch) or $Y=S'+Ry$ (NAND latch)
5. Construct the transition table for $Y=Y_1Y_2...Y_k$

6. Circle all stable states where $Y=y$

Analysis Example



Implementation Procedure

Procedure to implement an asynchronous sequential circuits with SR latches:

1. Given a transition table that specifies the excitation function $Y = Y_1 Y_2 \dots Y_k$, derive a pair of maps for each S_i and R_i using the latch excitation table
2. Derive the Boolean functions for each S_i and R_i
(do not to make S_i and R_i equal to 1 in the same minterm square)
3. Draw the logic diagram using k latches together with the gates required to generate the S and R
(for NAND latch, use the complemented values in step 2)

Implementation Example

Excitation table: list the required S and R for each possible transition from y to Y

	x_1x_2			
y	00	01	11	10
0	0	0	0	1
1	0	0	1	1

(a) Transition table
 $Y = x_1x_2' + x_1y$

y	Y	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	1

(b) Latch excitation table

	x_1x_2			
y	00	01	11	10
0	0	0	0	1
1	0	0	X	X


(c) Map for $S = x_1x_2'$

	x_1x_2			
y	00	01	11	10
0	X	X	X	0
1	1	1	0	0


(d) Map for $R = x_1'$

$y = 1$ (outside) \rightarrow 0 (inside)

$\therefore S=0, R=1$ from excitation table



(e) Circuit with NOR latch



(f) Circuit with NAND latch

Debounce Circuit

Mechanical switches are often used to generate binary signals to a digital circuit

- It may vibrate or bounce several times before going to a final rest

- Cause the signal to oscillate between 1 and 0

A debounce circuit can remove the series of pulses from a contact bounce and produce a single smooth transition

- Position A (SR=01) \rightarrow bouncing (SR=11) \rightarrow Position B (SR=10)

$Q = 1$ (set) \square $Q = 1$ (no change) \square $Q = 0$ (reset)

DIGITAL PRINCIPLES AND SYSTEM DESIGN
(Common to CSE & IT)

