

mir = brr[i]. MPI_Scatter (mat, 4, MPI_INT, crr, 4, MPI_INT, D, MPI_COMM_WORLD). Rank 100 = 000 00000 1.d Minimum = 'I.d", rark, min printf ("Mir in array + Man column 1.d in sant 1.d rark, sark, (min + man Dog [rank]) MPI - Finalize (), MPI_Reduce (manage crr, man, al MPI_deaINT, MPI_MIN, D, MPI_COMM

WORLD

OI. To tentement CPV design:

The design of a CPV is optimized for sequential code performance. It makes use of sophisticated control logic to allow in from a surgle thread of enecution to encute in 11. The large cache memories are provided to reduce the in a data access latercies of large complen applications. I latercy oriented design. Memory bardwidth limit the speed of apps by limiting the rate at which data can be delivered from the memory system to processors. GRU design is shaped by garwing industry, ability to perform a lunge no of shaped frame GPU performs well by enecuting massive no of threads. GIPU him takes adv. of a large no of enecution threads to find work to ho when some of them are waiting for long latercy memory accesses. Small cache memory accesses. Small cache with bardwidth requirements of apps, so multiple threads that access same memory data need not always access DRAM date need not always access DRAM -> throughput oriented design