

What is control unit.

- control operations of all parts of the computer
- but does not carry out any data processing operation.
- fetches internal instructions of the programs from the main memory to the processor IR, and based on this register contents, the CU generates a control signal that supervises the execution of these instructions.




fig: Block diagram of the CU

Types of CU

- (1) Hardwired ✓
 - (2) Microprogrammable control unit ✓
- Two approaches for generating control signals

(1) Hardwired Control

- control signals are generated by specially designed OR/AND logical circuits - in which we cannot modify the signal generation method without physical change of the circuit structure.

(1) the opcode of an $inst^n$ contains the basic data for control signal generation.

(2) In the Instruction Decoder, the opcode is decoded. The $Inst^n$ decoder consists of a set of many decoders that decode different fields of the $inst^n$ opcode.

(3) The output lines going out of $inst^n$ decoder obtains active signal values.

(4) Output lines of $inst^n$ decoder are connected to the inputs of the matrix that generates control signals for execution units of the computer.

(5) This matrix implements logical combinations of the decoded signals from the instⁿ op-rcde with the output from the matrix that generates signals representing consecutive control unit states and with signals coming from the outside of the processor.

(6) The Next control state generator combines the o/p from the matrix and with the timing signals, which are generated by the timing unit.




fig: Block diagram of a hardwired control unit of a computer

Designing Methods of hardwired control unit

- (1) state table method
- (2) Delay element method
- (3) Sequence counter method

In Hardwired CU - control signals are generated using hardware

(1) State Table method

T - States	I ₁	I ₂	...	I _N
T ₁	C _{1,1}	C _{1,2}	...	C _{1,N}
T ₂	C _{2,1}	C _{2,2}	...	C _{2,N}
T ₃	--	--	...	--
⋮	--	--	...	--
T _M	C _{M,1}	C _{M,2}	...	C _{M,N}

C_{i,j} means control signal to be produced in T state (T_i) of instruction (I_j)

- Behaviour of the CU is represented by in the form of a table, which is known as state table
- each row represents T-state and the col. represents instructions.
- Col-to row intersection indicates which control signal will be produced in the corresponding T-state of any instn.
- Here, the b/w circuitry is designed for each column for producing ctrl signals. in different T-state

Adv

- 1) simplest method
- 2) mainly used for small instn set processors (RISC processors)


Dis

- 1) very large # of instns in modern computers.
 ∵ the circuit being complex, difficult to debug
 If we make any modifications, to the state table then the large parts of the circuit need to be changed. (not widely used)


- (2) many redundancies in circuit design
 Control signals for fetching the instn is common and which is repeated for N number of instn. So the cost of circuiting design may increase.

Delay Element Method

- control unit behaviour is represented in the form of flowchart.
- Each step in the flowchart represents a control signal that needs to be produced for processing the instn.
- If all the steps are performed, this means the instn is executed completely.
- Control signals perform micro-operations and each micro operation requires one T-state.
- For the micro operations which are independent, they are required to be performed in different T-state.
 ∵ for every consecutive control signals exactly 1-state delay is required, which can be produced with the help of D, FF.
- DFFs are inserted b/w every two consecutive ctrl signals.



Decision box is converted into a set of two complementing AND gates.



DFFs is introduced b/w each pair of control signals.

∴ After a ctrl sgl is generated, the delay element before the ctrl sgl is not in use until before the next inst required that ctrl sgl.

∴ Among all D-flip flops, only one will be active at a time. Therefore, this method is also known as one hot method.

Suppose the processor has two instructions add or subtract
 \therefore an opcode of 1 bit is needed in which '0' opcode for add inst and '1' for subtract inst.)




fig: Delay element method for generating ctrl sgl

Advantage

This method has a logical approach,

∴ helps to reduce the circuit complexity

for the common control signals, which need to be generated by every "inst", for them only one circuitry can be designed.

Drawback

As the # of "inst" increases, the # of DFF for generating delay is increased, so overall circuit complexity and cost increases.

(3) Sequence Counter Method

This is the most popular method and most commonly used method for generating delays between every consecutive control signals.

Its main advantage is,

uses logical approach of flowchart and doesn't use the unnecessary number of D FFs.

First, a flowchart is designed to represent the behavior of control unit.

It is then converted into a circuit using AND & OR gates.




fig: Sequence Counter Method.

Similar to delay element method.

The difference - instead of unnecessary D FFs, there are triggering points in the circuit.

Working of Sequence counter Circuit

Clock	S	R	Q	Q'
0	X	X	Memory	
1	0	0	Memory	
1	0	1	0	1
1	1	0	1	0
1	1	1	Not used	

- When the $inst^n$ cycle starts, then $start = 1$
- When $start = 1$, Q becomes 1 and Q' becomes 0
- Level triggering, clock is also here.

When $clk = 1$ or high and $start = 1$, both outputs are connected to AND gate, so the output of AND gate is 1, that will enable the counter and counter starts counting from 000 state. so the 000 state is decoded by the decoder and produces output D_1 , which will trigger the triggering point in the CU.

- As the clk becomes high again after 1 T-state. \therefore when $clk = 0$, the counter state is preserved remains the same until the clk being high again. This make sure that the counter changes its states after a gap of one-one T state.

- If the counter is of k bits then $k: 2^k$ decoder is required this can produce $2k$ outputs and that will trigger the $2k$ triggering points after a gap of 1-1 T-states in the circuit.

- End
- If ~~reset~~ pin = 1, then the counter will reset and after that it will again start count

- When the $inst^n$ ends, the control signal is generated to make ~~end~~ pin = 1, and the counter is reset, so the next time, it begins from the first count (000)

Advantages

Less # of FFs are used.

Microprogrammed Control Unit

- It is a CU where binary control variables are stored in memory.
- The control function that specifies a microoperation is a binary variable.
- Binary variables at any time can be represented by strings of 1's and 0's, called control word.
- Each control word contains a micro instruction.
- Microinstruction specifies one or more microoperations.
- Sequence of microinstructions constitute a microprogram.

A computer with microprogrammed control unit will have two memories. Mainly and control only.

Main mly - available to user for storing programs and its contents change when data are manipulated.


Control mly - holds a fixed microprogram that can't be altered by user and it contains insts that specifies

control signals.

Control memory can be ROM whose contents are fixed.

Some important Terms.

- (1) Control word - word whose individual bits represents various control signals.
- (2) Micro routine - A sequence of control words corresponding to the control sequence of a machine instⁿ constitute the microroutine for that instⁿ.
- (3) Micro instruction - Individual control words in this microroutine are referred to as micro instⁿ.
- (4) Micro program - A sequence of micro instructions is called a micro program, which is stored in a ROM or RAM called a Control Memory (CM).
- (5) Control store - The micro-routines for all instructions in the instruction set of a computer are stored in a special memory called the control store.



Microprogrammed control.

Desired setting of the control signals in each step determined by a program stored in a special memory.

- The control program is called a microprogram.
 - stored on the processor chip in a small and fast only called the control store.
 - Controlword - words whose individual bits represent control signals for each step in sequence.

Microroutine — sequence of control words corresponding to control sequence for a machine inst".

- individual control words are referred to as microinstructions.
 - Microroutines "for all machine insts" are stored in the control store.

Initial		Instructions		Final	
1	0	PC inc			
0	1	PC out			
0	1	MR in			
0	1	Read			
0	0	MR out			
0	0	IR in			
1	0	Y in			
0	1	Reset			
0	1	Add			
0	1	Z in			
1	0	Zero			
0	0	R1 in			
0	0	Reset			
1	0	WTF			
0	0	End			

Microprogram Sequencer

microprogram control unit - two parts

(1) control logic - stores the next add^n

(2) associated ckt - controls the generation of next add^n

Address generation part is sometimes called

Microprogram sequencer. Since it sequences

the microinstructions in control memory.

A microprogram sequencer attached to a control memory inspects certain bits of the microinstⁿ, from which it determines the next addⁿ for control memory. A typical sequencer provides the following addⁿ-sequencing capabilities.

(1) Increments the present addⁿ

(2) Branches to an addⁿ as specified by the addⁿ field of the μ instruction.

3. Branches to a given address if a specified status bit is equal to 1.
 4. Transfers control to a new address as specified by any external source.
 5. Has a facility for subroutine calls and returns.

How we can generate the next ~~add~~ instruction. add


The duty of μ program sequencer is to generate the next $inst^n$ addⁿ.

Four approaches

4) Incrementing CAR by 1.

[GAR] \rightarrow add⁽¹⁾ of μ instn.

2) Subroutine Call and Return (SBR)



- Subroutine - just a function
 - once the exit of Subroutine is over the control comes to the next statement of the main program.

3) unconditional or conditional. Branch

↓ without checking the catn the corres passing addrs is loaded into GCR. with the help of MUX

Conditional - whenever the column is satisfied
then only we have to load the col¹ into CAR
(based on status bits value)

4) ~~Ex~~ Mapping inst^b

1011 | Add^{ns}

0xxx 00

`0x100000`
`0101100` → mapping logic

Branch conduction	Flag	control field	Control my add
-------------------	------	---------------	----------------

$$\log_2^{16} \text{ for horizontal } 64 \text{ bits/cs} \quad \log_2^{12} = 12 \text{ bits}$$


for vertical

$$\text{bits} \lceil \log_2 64 \rceil = 6 \text{ bits/c}$$

Micro Instructions Format

- (1) Horizontal
 - (2) Vertical
 - (3) Hybrid

1) Horizontal



- there will be no external circuits (decoders, demux)
- each bits in the info'le works its own purpose
- faster execution

ADD
 SUB
 MUL
 DIV


4 instⁿ

R_8 to R_7 - 8 registers

$$MUL R_3, R_4 \quad R_3 \leftarrow R_3 * R_4$$

R_1 R_2
 0010 00100000 00010000

Vertical



Decoder: Combinational circuit

1 input
 2^n o/p ✓

MUL R₂, R₃

10. 010. 011 20 bits

of bits are less

Costly circuit

delay in decoding

power consumption low

ADD 00

SUB 01

MUL 10

DIV 11

PRO 000

R₂ 111

Suppose there are 64 control signals in the system and 1024 words control memory. Find out the size of horizontal and vertical μ instⁿ.

H # of CS = 64

of bits required to represent the 64 control signals.

$$= \lceil \log_2 64 \rceil = 6$$

of CW in the CM = 1024 = 2^{10}

of addⁿ bits = 10

$$\begin{aligned} \text{Size of } \mu \text{ inst}^n &= \text{bits for CS} + \# \text{ of add}^n \text{ bits} \\ &= 6 + 10 = 16 \text{ bits} \end{aligned}$$

$$\begin{aligned} \text{Size of vertical } \mu \text{ inst}^n &= \text{bits for CS} + \# \text{ of add}^n \text{ bits} \\ &= 6 + 10 \\ &= 16 \text{ bits} \end{aligned}$$

Consider a μ programmed CU, where 1024 words control mfg is used. The CU has to support 50 control signals and 16 flag conditions. How many bits are required in the CW? What is the size of the control memory?

$$\# \text{ of control signals} = 50$$

$$\# \text{ of bits required to represent the 50 control signals} = \lceil \log_2 50 \rceil = 6$$

$$\# \text{ of control words in the CM} = 1024 = 2^{10}$$

$$\begin{array}{c} 1024 \\ \times 2 \\ \hline 2048 \end{array}$$

$$\# \text{ of add' bits} = 10$$

$$\# \text{ of flag cdtns} = 16$$

$$\# \text{ of bits to represent flag cdtn} = \lceil \log_2 16 \rceil$$

$$= 4 //$$

Size of horizontal control mfg = bits for control sigs + bits for flag cdtns + # of add' bits

$$= 50 + 4 + 10 = 64 \text{ bits}$$

size of vertical microinstruction.

$$\begin{aligned} &= \# \text{ of control signals} + \text{bits for flag cdtns} + \\ &\quad \# \text{ of add' bits} \\ &= 6 + 4 + 10 = \underline{\underline{20 \text{ bits}}} \end{aligned}$$

Size of horizontal control mfg

$$\begin{aligned} &= \# \text{ of control word in memory} * \text{size of horizontal mfg} \\ &= 1024 * 64 \text{ bits} \end{aligned}$$

$$= 1k \times 64 \text{ bits}$$

$$= 1k + (8+8) \text{ bits}$$

$$= 1k \times 8 \text{ bytes}$$

$$= 8KB$$

Size of vertical control mfg

$$= \# \text{ of control word in mfg} * \text{size of vertical mfg}$$

$$= 1024 * 20 \text{ bits}$$

$$= 1k + 3 \text{ bytes}$$

$$= 1k + 3 \text{ bytes}$$

$$= 3KB$$

$$\underline{\underline{}}$$

There are 2 types of microprogrammed CU on the basis of control words, which are saved in the control memory.

Those microprogrammed control units are the vertical microprogrammed CUs and horizontal microprogrammed CUs.

Horizontal microprogramming

- the CS are represented in decoded binary format that is one bit/one control signal.

If 53 CS are present in the processor then 53 bits are required. Thus it supports longer control words.

- It requires no additional decoder bcoz one control signal is needed to be decoded. It is faster than vertical μ programming ctrl unit.
- more than one control signal can be enabled at a time thus it allows higher degree of parallelism.
- Horizontal μ pming offers great flexibility bcoz each control bit is independent of each other.
It has greater length so it typically contains more info than vertical microinst.

- each μ inst is capable enough to control several resources simultaneously, it has the potential advantage of more efficient hw utilization.

2) Vertical μ programming

employs a variable format and high degree of encoding, as opposed to horizontal microprogramming. It supports shorter control word than horizontal control unit. A code is used for each microoperation to be performed. For N signals $\lceil \log_2 N \rceil$ bits are required.

(decoder)

- It requires an additional hw to generate control sigs
- It is slower than horizontal control unit.

$2^1 \times 2^8$

length

Consider a hypothetical control unit that supports 4k words. The hardware contains 64 Control signals and 16 Flags. What is the size of control word used in bits and control only in a byte using.

a) Horizontal pings

b) Vertical pings

Branch cdtn	Flag	Control field	control by access
----------------	------	------------------	----------------------

$$\log_2(4 \times 1024)$$

$$\log_2(2^{12} \times 16)$$

12 bits

a) For Horizontal

$$64 \text{ signal} \rightarrow 64 \text{ bits}$$

$$16 \text{ bits} \rightarrow 16 \text{ Flags}$$

$$\text{Control word size} (\# \text{ of bits in cw}) = 64 + 16 = 80 \text{ bits}$$

$$\text{Control only} = 4 \text{ kW} = (4 + 80) / 8 = 11 \text{ k Byte}$$

b) for Vertical

$$6 \text{ bits for } 64 \text{ signals.} \rightarrow \lceil \log_2 64 \rceil = 6$$

$$\text{Flags: } \lceil \log_2 16 \rceil = 4$$

12 bits for 4k words

$$\log_2(4 \times 1024)$$

$$\text{control word size} = 4 + 6 + 12 = 22 \text{ bits}$$

$$\text{control only} = 4 \text{ kW} = (4 + 22) / 8 = 11 \text{ k Byte}$$