

Module 3

Stack in 8086

Interrupt

Interface

Stack in 8086

Out of 16 segments 1 segment is treated as stack segment

Base address, SS in 33. offset in SP

SS: SP 5000 : 2500

This address points to the top of the stack

SS: SS:SP 5000 : 2050

52050 — top


while pushing e.g.: push AX

If decrement the top by 1 (2 in case of 16 bit) and

push the value

so push the

i) if decrement SP by 2 ie 2048



ASSUMG SS:STACK

STACK SEGMENT

ST DB 100H dup(?) ; initializes or value

STACK ENDS

CODE SEGMENT

MOV AX, DATA // base address is given by DATA

MOV DS, AX

MOV AX, STACK

Mov SS, AX

Mov SP, OFFSET ST

CALL ADDA ; process stack move
; now the content of IP is moved to stack
and
; after executing procedure IP value is
restored from the stack

Far and near procedure

function is written inside CODE segment then it is known

as NEAR

CS:IP pair point to each instruction

Here only IP is incremented

so only IP is pushed onto stack

CODE SEGM
;
PROC NEAR
;
ENDP
ENDS

PROCEDURE SEGMENT ; new segment is initialized

For procedure

CODE SEGMENT

ASSUME CS: CODE

CALL ADD

;

;

CODE ENDS

PROCEDURE2 SEGMENT

; here we are initializing new
segment. Here the off definition
is written so calling this
requires pushing CS and IP to
stack

ASSUME CS: PROCEDURE1

PROCEDURE2 ENDS


While using functions we have to define stack segment

- Top down data structures whose elements are accessed using a pointer that is implemented using SS and SP
- while pushing decremented by 2
- popping decremented by 2
- stack is required in case of CALL instruction

SS - 5000 H

SP - 3500 H

AX - 8557 H



1st decrement by 2 then value only value is added

- Use concepts of stack in 8086 and show the effect of each of the following instructions on the stack pointer and on the contents of the stack

MOV SP, 4000 H

i. PUSH AX

ii. CALL MULTO

POP AX

(i) i is pushed to stack

MULTO PROC NEAR

PUSHF

PUSH BX

:

POP BX

POPF

RET

; top of stack is popped

MULTO ENDP

and

ASSUME SS : 5000

3FFF

PUSH AX SP = 4000 - 2 = 3FFF

3FFF

3FFF

54000

4000

AXL

AXH

CALL MULTO

$$SP = 3FFC - 2 = 3FFC$$

IP is pushed to stack

PUSHA F

$$SP = 3FFC - 2 = 3FFA$$

contents of flag register is pushed to stack

PUSHA BX

$$SP = 3FFA - 2 = 3FF8$$

contents of BX is pushed

to stack	
53FF9	BXL
53FF9	BXH
53FFA	FL
53FFB	FH
53FFC	IPL
53FFD	IPH
53FFE	AXL
53FFF	AXH
54000	/ / / / / / / /

POP BX SP = 3FF8 + 2 = 3FFA

contents of BX is popped from stack and RA is

53FFA	FL
53FFB	FH
53FFC	IPL
53FFD	IPH
53FFE	AXL
53FFF	AXH

FL - flag register lower bits


POP F

$$SP = 3FFA + 2 = 3FFC$$

53FFC	IPL
53FFD	IPH
53FFE	AXL
53FFF	AXH

RET


$$SP = 3FFE + 2 = 3FFF$$



now the contents of stack will be popped into IP

return back
now go back to main sum procedure to main program

POP AX SP = 3FFE + 2 = 4000



- b) what effect would it have on the execution of the program if the POPF instruction in the procedure was accidentally left out

ans During the RET instruction instead of popping the ~~actual~~ address of the instruction, it will pop the flag contents.

These flag contents will be popped to the IP. So it will not get the actual address after the call instruction.

It will execute from that address

- c) Show the F0F0 instruction or group of instruction which will

i) Initialize stack segment register to 4000H and
SP to 8000H

- 'ii) CALL to near Procedure named FIXIT
- 'iii) save BX and BP at the start of a procedure and restore them at the end of procedure

Answers

i) MOV AX, STACK
MOV SS, AX

MOV SP, 8000

ii) CALL FIXIT

iii) Sample PROC NEAR

PUSH BX

PUSH BP

POP BP

POP BX

RE?

sample ENDP

Interrupts in 8086

Anything that affects the normal flow of program

Type

i) External / hardware interrupts

INTR - interrupt request } pins for external interrupt
NMI

INTR - markable (Interrupt flag is used for this purpose)

NMI - non markable when IF=1 processor accepts interrupt
 o neglects

when NMI gets the signal processor stops executing after completing that instruction and service the interrupt.

~ There are 256 external interrupts

- Programmable interrupt controller (PIC) act as bus masters between processor and external devices. If multiple interrupt come at same time PIC assigns the interrupt with high priority

INTA - interrupt acknowledgement

ii) Software interrupts

If occurs through INT through PIN

e.g. INT 21H

These are raised to do particular tasks

iii) Interrupt by Exceptions

Interrupt due to error in the program

e.g. division by zero etc.

Steps taken by processor when an interrupt occurs

when an interrupt occurs IP and CS is pushed to stack


It is FAR JUMP.

- Flag register is also pushed, because ISR may affect the flag
- Then CS, IP is pushed
- Reset IF, IF=0 (interrupt are disabled)

If the ISR allows other interrupt to occur then

1st in ISR STI set IF

main program



contents of Flag, CS, IP are again pushed

- Reset Trap Flag (done by microprocessor)

when TF=1 (debugger will enter single step execution)

we can see contents register after single step

when TF=0 we need to push ^{untill it} Flag to stack - each time

when a line is executed

so trap flag is reset

~~we cannot ch~~

there is no direct instruction for setting trap flag

push flag register, then pop into another register

PUSHF	0000000000	0000 0001 0000 0000
POP AX	0001 0000	0 R 0 0
Mov AX, 0000		
PUSH AX		
POP F		

- calculate address of ISR

we need to find base address and offset

There are 256 interrupt ($0-255$)

All one interrupt base address and offset

16 bit	16 bit
2byte	2byte

$$256 \times 4 = 1024$$


Lowest 1024 bytes are reserved for storing table interrupt vector table

How does response to interrupt


When an interrupt occurs

- first the flag contents of flag register is pushed to stack
- then contents of CS and IP is pushed to stack
- IF is reset
- TIF is reset

- If we need to allow other interrupt to occur, we can set the IF.
 - If we need to set TF so allow single step execution, IP have to set TF manually by physically changing contents of flag register.
 - Then we have to calculate the address of ISR.
- For this we need base address and offset.
- All the interrupt base address and offset is stored in interrupt vector table.
- $256 \times 4 = 1024$
- The lowest 1024 bytes are reserved for interrupt vector table.



Format of interrupt vector table




00 3 FF
02 3 E5

- breakpoint interrupt

INT 0 → instruction to jmp
to overflow interrupt

When an interrupt occurs, its type is known by microprocessor
type #4 do get the address in IVT interrupt vector table



- 1) What address in the interrupt vector table (IVT) are used for a type 2 interrupt
- 2) starting address for a type 4 interrupt service procedure is 0010:0042 show where and in what order the address should be placed in the INT
IP: 0042
- 3) Address 0080H in the IVT contains 4A24H and address 0082H contains 0040H
 - i) to what interrupt type do their locations corresponds
 - ii) what is the starting address of interrupt service procedure
 - iii) show assembly language instruction necessary to set 8086 Trap flag

is

4) Describe the response an 8086 makes when it receives NM1 interrupt signal during a division operation which produces a divide by zero interrupt (that would trigger parity of interrupt)

Answers

1) $2 \times 4 = 0008H$

0008H - IP

0008H - CS

2)

lower byte address is used used for storing IP and upper byte for storing segment address
 $4 \times 4 = 16$

0010 H : 42

0011 H : 00

0012 H : 10

0013 H : 00

3)

i) These locations correspond to user defined interrupt

ii) 0040H - 4A24 it is offset

0042H - 0040 it is segment

0040 : 4A24

$$\text{address} = 00400 + 4A24 = 04E24 \text{ H}$$

$$\begin{array}{r} 00400 \\ + 4A24 \\ \hline 04E24 \end{array}$$

iii) PUSH R

POP AX

MOV AX, 0100

PUSH AX

POPF

4) 8086 will first complete the division operation. As NMI has

high priority, NMI is serviced first. The 8086 will push the

Flags on stack, reset TF and IF and push CS and IP value

to the stack. It gets CS value for type 2 from 0008 and

IP from 0008


After service completing the NMI ISR, the processor will return
and handle divide by zero interrupt

IMP

8259A Programmable Interrupt Controller

→ gen & L data

→ mask data



Sometimes four can be connected to many external devices


But there is only 2 pins to use for interrupt.

8259A acts as interface b/w CPU and external devices

Main fn of this is to select one of the interrupt lines available devices

One 8086 PIC can handle 8 interrupt

These are connected to IRR of size 8 bit.



If IR0 and IR1 are set bits and 1 are set

If many request comes at a time, priority resolve look on to IRR and select one of those request

- There are many priority modes, one is Fixed priority mode

In this IR0 has highest priority and IR7 has lowest

- There is rotating priority mode, here in each cycle the highest priority changes

- Priority resolve look on to interrupt mask register (size 8 bit)

e.g. It means IR1 cannot be processed at this time

If all are unmask (bit 0) then priority resolve looks on ISR (8 bit)

INT - interrupt request signal. It is connected to INTR of 8086


When → 1st clk cycle of TINTA :- type of interrupt is requested (8 bit data)

2nd cycle →

The type of interrupt is passed through Data bus buffer

Then it goes to flag register

IR0 is in service register



at this time

IRR(0) is cleared. When IR1 comes, now high priority interrupt is in service. So it have to wait

When IR_0 service is finished, 8086 sends control signal.

then ISR is cleared.

Then processes IR_1 .

Now when IR_1 comes, 1st look. If 1F flag is set:

else if performs IR_0 , now in ISR bits 1 and 0 are set.

after servicing IR_0 , it returns to IR_1 and service that.

Ao :- 8259 has 2 internal address FFF0, FFF2
A1. 0000
0010
Ao :- A_1 is connected to Ao of 8259

cascade buffer

It is used to connect multiple 8259A to 8086 system.

If many 8259A are present master slave method is used

IP slaves request pin, gets request if +, forwarded to master

CAS0, CAS1, CAS2 are used for selecting the master or slave. There can be total 8 direct PIC on master and 2 slave

SR/EN = slave program enable

sample question

. Describe the sequence of action that an 8259 and 8086 will take when 8259 receives an interrupt signal on its IR_2 input.

Assume IR_2 is unmatched in 8259 and 8086 INTR input has been enabled by STI instruction

Describe the response that an 8259 will make if it receives an interrupt signal on IR₃ and IR₅ inputs at same time. Assume fixed priority for IR inputs. What response will be 8259 make if it is servicing an IR₅ interrupt and an IR₃ interrupt occurs.

(i) Intel board logic




IR5 → IR3 → IR5

Module 4


External device interfacing

Strobe signal (\overline{STB}) for transferring data.




When \overline{STB} is set low, at that time $DATA$ is also send

single handshake I/O




Here there is an acknowledgement. But when \overline{STB} is set low Data is send at the same time. If one out device is ready to accept Data ACK is set



8255 PPI (Programmable Peripheral Interface)

It is an interface for connecting 8086 with 110 ports



When there are 3 ports

8255 has 3 ports. Each are 8 bit

They are Port A, Port B and Port C.

They can be used as 11P as well as 8P port

- 4 bits of port C can be used with A and B for 12 bit data transfers
 - Thus exist 2 controller for A & C and B & C
- A-C controller is Group A control (it control upper 4 bits)
 B-C controller is Group B control (lower 4 bits)
- Read/write control logic
- \bar{RD} - read data from 1/p
 \bar{WR} - write data to 0/p
- A_1, A_0 } used for selecting port
 $A_1 = 00$ - port A
 $A_1 = 01$ - port B
 $A_1 = 10$ - port C
- \bar{CS}_E - CWP select

11 → control word register

We want port A as 1/p, port B as 0/p, there is nothing in architecture. So for this we have to set control word register

- Initially all ports are initialized at input ports

Address decoder select the which device has to select (like 8255, 8255A, ...)

Using this address, A and B are selected

Data bus buffer :- do transfer data

Mode of operation in 8255

It can be configured in mode 0, mode 1 and mode 2

mode 0 and mode 1 can be used by all ports


but mode 2 can be used only by port A.

mode 0 - simple/ single strobe

mode 1 - single hand shake


mode 2 - double hand shake

mode 0




here all pins are used for I/O no handshaking
when any of port A or B to work in mode 1 we need handshaking

modet



mod1



Port A and B can be untagged in Mode 1.

PORTC pins act as handshaking signal.

In 3 pins of PORTC are used as handshaking for port B

Rest pins for Port A.

When 8255 has to send data, 8255 send a stealbe signal to

o/p device. If data is send to buffer OBF is send mean

your data is in buffer (o/p is in latch) then send interrupt data

When a input is given, TBF signal is set. @ (data is send to curr)
Then 8255 signals acknowledgement.

Incuse of port A

Here some of pins can be used for I/O transfer.

If A is in mode 0, port C last 4 pins are used as I/O


In mode 1 some of the pins of port C function as hand shake lines. The pins PC₀, PC₁ and PC₂ function as hand shake lines for port B if it is initialized in mode 1.

- If port A is initialized as mode 1 input port the pins PC₃, PC₄, and PC₅ function as hand shaking signal.

The pins PC₆ and PC₇ can function as I/O lines


- If port A is initialized as hand shake output port then PORT C pins PC₃, PC₆ and PC₇ will function as hand shake signal. - PC₄ and PC₅ can be used as I/O lines


mode 2



When B is mode 0; $P_{C_0} - P_{C_3}$ act as 110
when B is mode 1 $P_{C_0} - P_{C_3}$ act as controls

first 10 mode control word





Characteristics of 8255

$D_7 - D_0$ are used for controlling group A

$D_2 - D_1$ - for group B

D_2 is bus mode select, as port B and C can be work in 2 mode

only 1 bit is used to select

a) port A in mode 1 as output, port B in mode 0 1/p and

port C \rightarrow mode 0

110111

Mov address of 8255 to DX

CW to AL

Content of AL should be min to DX

OUT DX, AL

b) Suppose that you want to initialize 8255 as follows

PORT B as mode 1 input

PORT A as mode 0 output


PORT C upper as input

PORT C bit 3 as output

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	0	1	1	1	0

BSR mode

(Bit set/reset mode)



O-BSR mode

In prequalification if one portc bit is specified, we have to again reload AL with register value

From this CW we can't know if portc is in 1lp or 0lp mode. It is based on the value of previous control word.

If bit in portc is set, and we want to change a bit in portc we have to again set a CW.

Using a control word in BSR mode only 1 bit in portc can be set at a time.

Mode of operation of 8255

- 2 modes of operation
- i) I/O mode written as programmed I/O ports
 - ii) Bit set Reset mode (BSR):- only port C can be used to select any individual port bit.

There are 3 modes in I/O


Mod 0 :- Both I/O mode (

mod 1 :- Stepped I/O mode

mod 2 :- stepped bidirectional I/O (only port A can be worked in mode)

8254 Timer

- Counter is the basic function circuit in timer.
- 8254 is down counter
- each is 16 bit counter



CW can only be written and cannot be read

GATE :- if this only counter will become active

It determine whether the count counter is active or not

OUT :- decrementing is done through OUT

Ay A1 :- determine at from which data the count data is to read or write

00 - Counter 0

01 - 1

10 - 2


11 - control word

to load a particular value to counter or read value from counter


To specify which counter to be used, we need to put some value to control word register. According to value in CW the timer works.

Data bus is connected to port which is of length 8 bit.

The counter is 16 bits, but 8 bit can be transferred at a time



In counter there is register or latches for storing upper byte and lower byte.



If it is 8 bit to load, it should be loaded to LSB of the counter.

```
    mov AL, 04
    out DX, AL
```

04

upper byte is automatically set to zero

Both the instruction for LSB and MSB are same.

We need to tell what ^{timer} (LSB/MSB) is set, to decide what to set

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

S _{C1}	S _{C0}	RW _F	RW _S	M ₂	M ₁	M ₀	BCD
-----------------	-----------------	-----------------	-----------------	----------------	----------------	----------------	-----

SC - select counter

m - mode

BCD :- BCD or binary

RW - Read or write

s	se ₁	se ₀	select counter
0	0	0	counter 0
0	0	1	counter 1
1	0	0	counter 2
1	1	1	select control word

RW ₁	RW ₀	Read / write
0	0	counter latch command
0	1	Read / write LSB only
1	0	Read / write MSB only
1	1	Read / write LSB first then MSB

M₂, M₁, M₀

Timings can work on 5 modes (mode 0 to mode 5)

M₂, M₁, M₀ are used to select the mode

BCD

If D₇ & D₆ = 0 it acts as BCD counter otherwise as binary (hexadecimal counter)

• To write a value to counter 1

$$cw = 01010000$$

MOV AL, 50H

OUT DX, AL

1) 1st we need to write info cw register which only we can write into counter

$$cw = 11010000$$

which counter to write is not specified
bit 1

Mode of 8254

Mode 0 (Interrupt on terminal count)

$$cw = 10$$

$$LSB = 4 \quad cw = 0000 + 0000$$

cw do counter 0 is selected. LSB is only set

out in the corresponding signal that is going to generate
(after becomes high when count reaches 0)




$$after \quad LSB = 4$$

After writing data to counter, if it is in latch, then those
it will be loaded to 4 in next clock cycles


When count is 0 then OUT signal is set to high.

At the same time an interrupt is raised


When we want a interrupt to be generated and handled by
microprocessor then mode 0 is used




Mode 1 (Hardware selectable one shot)



2
down counter only works when a trigger is. In mode 1 the gate signal act as trigger. After writing low gate is made high and then low (\underline{R}). When we give another trigger it will count down the value loaded to LSB (counter latch).





MOD2

out will set to low when counter from 2 to 1. Then it becomes high at the next clk cycle.

When the gate become low counter remains in the same state and when the gate becomes high instead of counting from the current counter state, it is set to the value loaded into the latch (LSB).

MOD3

It acts as square wave generator

If we are loading even no., square wave will generate. If we are loading odd no., high wave will be 1 greater than the lower signal

When count N is loaded is even, then the half of the count the output remains high and the remaining half it remains low.

If the count loaded is odd, 1st clock pulse decrement, & by 1 resulting in an even count value 6 and counts

Mode 4 (Software triggered strobe)

After the mode is set the output goes high

when a count is loaded, counting down starts. On terminal count

the out goes low for 1 clk cycle and then it again goes high

Mode 5 (Hardware triggered strobe)

This mode of operation also generates a strobe in response to the rising edge at the trigger input.

This mode may be used to generate a delayed strobe in response to an externally generated signal

Once this mode is programmed and the counter is loaded, the out goes high.

The counter starts counting after the rising edge of trigger input (GATE)

The out goes low for 1 clk cycle, when terminal count is reached



The out will not go low until the counter content becomes zero

after the rising edge of any trigger

8257 DMA controller

When 10 devices need to access memory, with DMA we can access memory without interrupting the process of 8086.

8257 architecture



In each channel there are 2 16 bit registers. DMA memory address. There is terminal count register in it. In which are used for repeat count. bit 14, 13 and 15 are used to represent type of DMA operation.

DRQ - For connecting to device. It sends request to DMA controller page

DACK -

- All the channels have different priority. 0 > 4.

If 2nd devices come with request at same time. Priority is managed by priority resolver.

In DMA there are 2 modes

- i) slave mode
- ii) master mode

DMA slave mode :- master mode

In slave mode DMA only interacts with CPU. (For initializing registers)

Read/write Regs-

IOR - used to read internal registers of DMA (in slave mode)

In master mode it is used to read data from connected

devices

Initially DMA is in slave mode. After initialization (how many cycles are used for DMA) (if 5 cycles are need for DMA 5 is loaded to terminal count register)

IOW :- for writing data

- A_0, A_1, A_2, A_3 are used for choosing channels in slave mode
- In master mode they are used for address
- CS - used for selecting

Control logic and mode sel registers

- A_5, A_6, A_7, A_8 are used along with A_0, A_1, A_2, A_3 for sending 8 bit address
- Ready :-
- HRQ :- DMA request bus to transfer the control of bus. It is send when DRQ of any channel is set.
- HLDA :- If bus is ready to give control then ALDA is set - (It is connected to HLDA of 808)
- MEMR :- to read data from memory
- MEMW :- for writing into memory.

AD5TB1-

Tel. Terminal count

It is set when there is no DMA cycles. (mean, DMA transfer is over)

Memory interfacing with 8086

How to communicate with memory

Total address space = 1 MB

This 1 MB can be for different device

If 16 RAM chip " 4kb is used we can access it with
12 address lines

* Interface two $4K \times 8$ EEPROM and two $4K \times 8$ RAM chips with 8086. Select suitable address maps.

and $4K \times 8$: $4K$ memory locations each of capable of storing 8 bits

4×1024 for EEPROM and 4×1024 for RAM

Now total memory is $8K$ $8K < 1MB$ it is possible

For $8K$ memory 13 bits are need




8×1024

$$2^3 \times 2^{10} = 2^{13}$$


13 address lines are needed to access $8K$ memory

* Total $8K$ is taken as a single unit and it is divided

to 2 for RAM and EEPROM




We have to specify the address for both RAM and ROM



RAM

and a hand-drawn diagram showing an address map for RAM. It consists of two columns of address lines labeled A_3 , A_{12} , A_{11} , A_{10} , followed by several dashed lines. Below the address lines are four binary digits: 1, 0, 0, 0. To the right of the address lines are three output lines labeled A_2 , A_1 , A_0 , followed by several dashed lines. Below the output lines are three binary digits: 1, 0, 0. The entire diagram is labeled "RAM" at the top left.





13 bits are used for address and other un-used bit (pin 16 remain line) are used as chip select lines.

All other bits are set at either '0' or '1'

	A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
ROM	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
F12000	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
FFFFF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
RAM	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
FC000	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
EDFFF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

A₁₀ BHE is used for selecting odd or even bank

A₁₂ is used for selecting ROM and RAM



A₁₃ A₀ BIAC

0 0 0 both addres even (odd) RAM

0 0 1 even "

0 1 0 odd "

0 1 1 "

1 0 0 both even & odd ROM

1 0 1 even "

1 1 0 odd "

1 1 1 "

There are CS for select each chip to select that particular chip

3-to-8 decoder is used for selecting particular chip

