


8259 Programmable Interrupt Controller


- Features of 8259 Programmable Interrupt Controller
 - 8259 is designed to work with various microprocessors like 8085, 8086 etc.
 - 8259 is designed to increase capacity of interrupts.
 - 8259 can handle 8 interrupts with single IC.
 - □ A cascade connection of 8259 can handle 64 interrupts.
 - One Master 8259 can works with eight Slave 8259, so total capacity will be 64.
 - 8259 has flexible interrupt priority structure.
 - Using 8259, we can mask interrupt as well.
 - ☐ The vector address of 8259 is programmable.
 - □ Status of interrupt can be observed by microprocessor :
 - Pending status
 - In service status


















□ It is also used to control remaining blocks.








signal to Microprocessor 8085 at INTR.




- 5. The Microprocessor completes current instruction, after that it give acknowledgement to 8259 on INTA.
- On receiving INTA from Microprocessor, ISR will set corresponding bit to one in ISR to indicate service to
 this interrupt is started and the bit in IRR is reset to indicate request is accepted. Now 8259 can give
 opcode of CALL instruction to Microprocessor.



- The microprocessor decodes the CALL instruction and sends two more INTA to 8259.
- In response to INTA signals, 8059 sends address of interrupt service routine. So it completes three bytes CALL instruction.
- Now Microprocessor perform Interrupt Service Routine by pushing content of PC on stack.
- At the end of interrupt, Microprocessor will send EOI command to 8259, that makes corresponding bit 0 in ISR of 8259.

PUSH & POP Instructions in 8086

- PUSH and POP instructions uses Stack segment [Stack Memory].
- With 8086, Top of stack is indicated by Stack pointer.
- ☐ Stack works as per Last in 1st out {LIFO}.
- PUSH and POP does not Support Immediate Addressing Mode.
- ☐ PUSH and POP operates with 16bits register. {It means BL or BH is not allowed, but you can use BX.}



□ So, After PUSH instruction, Stack Pointer decrement by 2 and it will load data of given register on stack as per Little Endian.

CH


20H

CL


50H


□ So, After POP instruction, Stack Pointer increment by 2 and it will load data of stack in given register as per Little Endian.






Interrupt Vector Table in 8086





- □ Each interrupt holds 4 Bytes address. Initial address of IVT [Interrupt Vector Table] is 00000H. So in total, IVT requires 4Bytes X 256 = 1KB memory.
- □ These 4 Bytes of each interrupt types holds data of CS and IP Address. In total ISR Address = CS X 10H + IP.
- By taking these data, 8086 will executes program of ISR.
- □ Type 0 to Type 4 Interrupts are used for dedicated functions.
- □ Type 5 to Type 31 Interrupts are reserved by INTEL.
- ☐ Type 32 to Type 255 Interrupts are user defined.
- Type 0 or INT 0 is divide error interrupt. It occurs when devisor is zero in division operation.
- Type 1 or INT 1 is single step interrupt. It occurs when TF = 1, so after every instruction execution MPU pauses.
- ☐ Type 2 or INT 2 is Non Maskable interrupt. It occurs when NMI Pin gets interrupt. This interrupt is used in emergency.
- Type 3 or INT 3 is Break Point interrupt. This interrupt is used to cause the break points in program. It is very useful in debugging the program.
- ☐ Type 4 or INT 4 is Overflow interrupt. This interrupt occurs when OF = 1.
 It is used to detect overflow error in signed arithmetic operation.

Interrupt Response in 8086



Electro-NICKS

Interrupt Response in 8086

- It decrements stack pointer by 2 and pushes the flag register on the stack.
- It disables the INTR interrupt input by clearing the interrupt flag (IF) in the flag register.
- It resets the trap flag (TF) in the flag register.



Interrupt Response in 8086

- It decrements stack pointer by 2 and pushes the current code segment register(CS) contents on the stack.
- It decrements stack pointer by 2 and pushes the current instruction pointer (IP) contents on the stack.
- It does an indirect far jump at the start of the procedure by loading the CS and IP values for the start of the interrupt service routine (ISR).





*


•••


i i

- 8255 (Programmable Periphenel Intertace) is designed to Increuse 1/0 Intertacing Capability of MP.
- It has 24 1/0 pins that can be grouped in two 8 bits Parallel ports: A and B, with the remaining 8 bits into Part C.
 - Port C cun be used as Individual bits or cun be used as 4 bit ports: Cuppen and Crower.
 - 8255 functions in following modes
 - 1/0 modes [mile 0, mode 1 4 mode 2]
 - BSR Mode.









```
Modes in 8255
   BSR [ Bit Set Reset Mode ] -
          D6 D5 D4
                         P3 D2 D1
    Dif
   C BSEJ
            (unused)
                                    5/p = 1 (Set)
                          bit select
                                          = 0 (Reset)
                             0 1 - 15+ 64
                             1 0 - 2nd hit
                          0
   o modes
```

10 modes mode 0 - Simple 10 too Posts A, B & C. mode 1 - 10 post for A and/or B. - Post C used as hundshake Mode 2 - Bidroctomel data bruses for Post A - Port B in (mode 0 or mode 1) - Post c used as hundshake.

- 1/8253
- Con bol register of 8259/8253
- Appliations of 8254 / 8253
- * Basics of 8254/8253
 - 8254 functions like software designed counters and timess.
 - It generates accusate time delays.
 - 8254 includes three idential 16 bit countrys that am opentes in 6 different modes.
 - 8254 cun operate with (DC to 8 MHz) and 8253 cun Operate with DC to 2 mHz
 - 8254 Includes a Status back command that can latch the count and the status of the counter.



- Opentes in 6 different modes.
- 8254 can operate with (DC to 8 MHz) and 8253 can operate with DC to 8 mHz
- 8254 Includes a Status back command that can latch the count and the status of the counter.

* working of 8254/8253

- 16 bit count is loaded in Its orgastar.
- On Command, It begins to decrement until it reaches O.
- At the end of the count, It generates a pulse that can be used to Intersupt MPV.
- The country either in binary or BCD



At combal simple of 8254/225.


- 16 bit count is loaded in Its regestor.
- On Command, It begins to decrement until it reaches O.
- At the end of the count, It generates a pulse that can be used to Intersupt MPV.
- The country either in binary or BCD


of combol signals of 8254/8253

- It has RD, wie and Es, and Ao 4 A, as control synds.
- In 10 mode, RP 4 WR IS wornected to IOR 4 TOW.

IA	1 Ao	Selection
0	0	Courter O
0	1	Counter 1
1	O	center 2
1	-1	Control Ryista







- Basics of DMA _
- HOLD and HLDA signals in Missoprocessor
- DMA duta tounston blockdragoum
- Working of DMA

* Basics of Direct Memory Access

- The Direct memory Accus DMA is a process of comm." or duty trunter controlled by an external peripherel.
- In situations, in which the sep controlled data trantour is too slow, the DMA is generally used.
- e.g. Data tounter between a floppy disk and Ru memmy.




Features of 8257 # It has 4 channel which can be used over 4 I/o devices * Each channel has 16-bit add & 14-bit counters * Each channel can toungles data up to 64 Kb. + Each channel can be programmed independently * Each channel can perform read transfer, write transfer & verify transfer operation. # It generates MARX signal to the peripheral device that 128 bytes have been loanshed. # It requires a single place lock.


- Each channel can be programmed independently.
- · Each channel can perform read transfer, write transfer and verify transfer operations.
- It generates MARK signal to the peripheral device that 128 bytes have been transferred.
- It requires a single-phase clock.
- Its frequency ranges from 250Hz to 3MHz.
- It operates in 2 modes, i.e., Master mode and Slave mode.

Modes of DMAC:

 Single Mode – In this only one channel is used, means only a single DMAC is connected to the bus system.



8257 - Architecture



It consists of five functional blocks:

- a) Data bus buffer
- b) Control logic
- c) Read/write logic
- d) Priority Resolver
- e) DMA channels















Noor Mahammad Sk · 1st Associate Professor, Computer Science ... 12m · (5)





Dear Students,

Greetings!!

We are organizing the one week Boot Camp on Software Security and Testing from 20 to 24 December 2024 at IIITDM Kancheepuram, Chennai-600 127 in physical mode. This FDP is sponsored by ISEA Phase 3 under the Systems and Software Security Thematic hub by the Ministry of Electronics and Information Technology (MEITY) Govt. of India.

Registration Fee: NIL (Food and Hostel Type Accommodation is Free for all the 5 Days). For more Details: https://lnkd.in/gE2TmgAa For Registration: https://lnkd.in/gnr4w3Qh

Kindly circulate to all the students and attend this program and get benefitted.

Thank you, Yours Truly, Dr Noor Mahammad Sk Organizing Chair, IIITDM Kancheepuram https://lnkd.in/g3fK5fai



















Internal RAM Structure in 8051 μ C

* 8051 Microcontroller Register Bank in RAM ☐ 8051 has four register banks. Each register bank has Eight registers RO-R7. ☐ Selection of register bank can be done by two bits of PSW register, by PSW.3 and PSW.4 we can select any register bank. CLR PSW.4 :Here RS = 01 means bank 1 is selected SETB PSW.3 RAM address 00H to 1FH holds four register banks. MOV A.RO :Copy R0 into A MOV A,08H :Copy R0 of register bank 1 into A * 8051 Microcontroller Bit Addressable Area in RAM ☐ 16 Byte of RAM from 20H to 2FH holds bit addressable area in internal RAM of 8051 microcontroller. ☐ 16 x 8 = 128 Addressable bits in these area. ☐ These bits are addressed as per 00H to 7FH, in total 128 bits. ☐ These locations can have bit as well byte wise operations. :Set MSB of 2FH RAM location SETB 7FH :Clear LSB of 21H RAM location CLR 08H :Set all bits 20H RAM locations MOV 20H, #FFH * 8051 Microcontroller General Purpose Area in RAM (Scratchpad RAM) ■ 80 Byte of RAM from 30H to 7FH holds general purpose area in internal RAM of 8051 microcontroller. ☐ It can be used for general purpose operations.

