



# Memory Management




10000 - 50000 → logical address space (0000 - 1499)



∴ Memory Management Unit Converts the logical address to Physical address. (MMU).

- \* Logical Address is generated by CPU while a pgm is running & send to MMU.
- \* The term Logical Address space is used for the set of all logical addresses generated by a pgm's perspective.
- \* Physical Address identifies a physical location of required data in a m/y.
- \* The user never directly deals with the physical address but can access by its corresponding logical address.

\* The Hardware device called Memory Management Unit (MMU) is used for mapping logical address to its corresponding Physical address.




$$\text{Eg:- Relocation reg : } \rightarrow 15000 - 0000 \\ = \underline{\underline{5000}}$$

If CPU generates a logical address 200  
(MMU) then,  $\frac{5000 + 200}{5200} \Rightarrow \text{Physical address.}$


## Memory Protection

- \* A pair of base & limit registers define the logical address space.
- \* CPU must check every memory access generated in user mode to be sure it is between base & limit for that user.
- \* Any attempt by a pgm executing in user mode to access os mry or other users mry results in a trap to the os, which treats the attempt as a fatal error.



Base Register :- Contains the starting address of the programs. Eg: 5000.

Limit Register :- Contains the length of the programs. Eg: 1500.



## Swapping

\* A process can be swapped temporarily out of my to a backing store, & then brought back into my for continued execution.


\* **Backing Store** is a fast disk large enough to accommodate copies of all my images for all users.

\* Roll out, Roll in is a process of swapping variant used for priority-based scheduling algorithms.

\* Here, Lower-priority process is swapped out so higher-priority process can be loaded & executed.


## Swapping Constraints

\* If next processes to be put on CPU is not in memory need to swap out a process & swap in target process Context Switch Time can then be very high.




\* Pending I/O - We can't swap out process that is having a pending I/O as I/O could occur to wrong process.

\* In sometimes, pending I/O will be transferred to Kernel space, then to I/O device & it is known as double buffering. It adds Overhead.



If Q. comes, if it to be processed, P should be moved to Kernel Space as it has pending I/O opes. i.e.; if P is placed to backing store, then Q will given wrong YP which is for P only.


## Contiguous Memory Allocations



\* Each process is contained in a single section of M/y that is contiguous to the section containing the next process.

\* The relocation reg contains the value of the smallest physical address. & the limit reg contains the range of logical addresses.

\* Each logical address must fall within the range specified by the limit register.



trap: addressing error

\* Implemented in 2 ways:-


→ Fixed Sized Partitions: - Divide M/y into several fixed sized partitions.

• Each partition may contain exactly one process.

Degree of Multi Programming

→ is bounded by the number of partitions of M/y.


If 2 KB



Each 10 KB Size.

- Variable Sized Partitions :-
- OS keeps a table indicating which parts of M/y are available & which are occupied.

- Initially, all M/y is available for user processes & is considered one large block of available M/y  $\rightarrow$  Hole.



## Partition Allocation Schemes

- First Fit :- The partition is allocated which is first sufficient block from the top of Main Memory.
- Best fit :- Allocate the process to the partition which is the first smallest sufficient partition among the free available partitions.
- Worst fit :- Allocate the process to the partition which is the largest sufficient among the freely available partitions available in main m/y.

\* Here, the best fit minimizes the wastage space; but, it consumes a lot of processor time for searching the block which is close to the required size.

Q. Given 6 m/y partitions of 300 KB, 600 KB, 350 KB, 200 KB, 750 KB & 125 KB (in order). how would the first-fit, best-fit & kloest-fit algorithms place processes of size 115 KB, 500 KB, 358 KB, 200 KB and 375 KB (in order) ?

### First Fit

- 115 KB

$$300 - 115 = \underline{185} \text{ KB}$$

300	600	350	200	750	125
-----	-----	-----	-----	-----	-----

- 500 KB

$$600 - 500 = \underline{100} \text{ KB}$$

185	100	350	200	750	125
-----	-----	-----	-----	-----	-----

- 358 KB

$$750 - 358 = \underline{392} \text{ KB}$$

185	100	350	200	392	125
-----	-----	-----	-----	-----	-----

- 200 KB

$$350 - 200 = \underline{150} \text{ KB}$$

185	100	150	200	392	125
-----	-----	-----	-----	-----	-----

- 375 KB

$$392 - 375 = \underline{17} \text{ KB}$$

185	100	150	200	17	125
-----	-----	-----	-----	----	-----

### Kloest fit

300	600	350	200	750	125
-----	-----	-----	-----	-----	-----

- 115 KB

$$750 - 115 = \underline{635} \text{ KB}$$

300	600	350	200	635	125
-----	-----	-----	-----	-----	-----

- 500 KB

$$635 - 500 = \underline{135} \text{ KB}$$

300	600	350	200	135	125
-----	-----	-----	-----	-----	-----

- 358 KB

$$600 - 358 = \underline{242} \text{ KB}$$

300	242	350	200	135	125
-----	-----	-----	-----	-----	-----

- 200 KB

$$350 - 200 = \underline{150} \text{ KB}$$

300	242	150	200	135	125
-----	-----	-----	-----	-----	-----

- 375 KB

$\Rightarrow$  Couldn't allocate.

## Best fit

300	600	350	200	750	125
-----	-----	-----	-----	-----	-----

• 115 KB

$$125 - 115 = \underline{10 \text{ KB}}$$

300	600	350	200	750	10
-----	-----	-----	-----	-----	----

• 500 KB

$$600 - 500 = \underline{100 \text{ KB}}$$

300	100	350	200	750	10
-----	-----	-----	-----	-----	----

• 358 KB

$$750 - 358 = \underline{392 \text{ KB}}$$

300	100	350	200	392	10
-----	-----	-----	-----	-----	----

• 200 KB

$$200 - 200 = \underline{0 \text{ KB}}$$

300	100	350	0	392	10
-----	-----	-----	---	-----	----

• 375 KB

$$392 - 375 = \underline{17 \text{ KB}}$$

300	100	350	0	17	10
-----	-----	-----	---	----	----

## Fragmentation

\* As processes are loaded & removed from m/y, the free m/y space is broken into little pieces.

\* It happens after sometimes that processes cannot be allocated to memory blocks considering their small size & m/y blocks remains unused.

- \* 2 Types
  - 1. External Fragmentation
  - 2. Internal Fragmentation.

### 1. External Fragmentation :- { Dangerous }

→ Total m/y space is enough to satisfy a request or to reside a process in it, but it is not contiguous, so it cannot be used.

Eg: In Worst Fit, 375 KB

$$300 + 242 + 150 + 200 + 135 + 125 = \underline{\underline{1152 \text{ KB}}}$$




Total M/g Space Enough to satisfy 875 KB,  
but it is not contiguous.


→ One solution to the Pblm of External Fragmentation  
is Compaction

→ Shuffle the m/g contents so as to place all free m/g together in one large block.

Eg:



After Compaction :-



## 2. Internal Fragmentation :-


→ The space wasted inside of allocated m/g blocks bcoz of restriction on the allowed sizes of allocated blocks. Allocated m/g may be slightly larger than the requested m/g; this size difference is m/g internal fragmentation.

To a partition, but not being used.

Eg: A minimum fragment size is set to 2 KB.

Free Space of 105 KB

Process of 104 KB



Unused.

Here, 105 KB is fully allocated & extra space is kept unused.

1 KB < 2 KB.

\* 50-Percent Rule :- First fit Analysis reveals that given  $N$  blocks allocated,  $0.5N$  blocks lost to fragmentation may be unusable.

$$\text{ie; Unusable} = \frac{0.5N}{M/y} = \frac{1}{3}$$

$N$ -blocks +  $0.5 N$ -blocks  
↓  
allocated.                               $\hookrightarrow$  Lost to Fragment.


$$= 1 + 0.5$$

$$= \underline{\underline{1.5 \text{ N-block}}} \rightarrow \text{Total block Size.}$$

## Segmentation


- \* A Memory-management scheme that supports this programmer's view of memory.
- \* A logical address space is a collection of segments.
  - ↳ Consist of 2 tuples  
 $\langle \text{segment\_number}, \text{offset} \rangle$ .
- \* Segment Table → Maps 2-D logical address into 1-D physical address.
- \* Base Address : It contains the starting physical address where the segments reside in m/y.

- Limit : It specifies the length of the segment.



	Limit	Base
0	1000	1400
1	400	6300
2	400	4300
3	1100	3200
4	1000	4700

Segment Table.



## Logical Address Space



If the pgm is small, segment table size is also small.

& if large, segment table size is large.

∴ if the <sup>CPU</sup> register is enough to store the segment table,  
then it is stored & if not it stored in memory.

- \* Segment-Table base register (STBR) points to the segment table's location in memory. (Starting address)
- \* Segment-Table length Register (STLR) indicates no. of segments used by a pgm.

Segment number  $s$  is legal if  $s < STLR$ .



Q. Consider the following segment table : What are the physical addresses for the following logical address?

1. 0,430

2. 1,16    3. 2,500    4. 4,112.

$$1. 0,430 \Rightarrow 219 + (\text{check } 430 < 600)$$

$$219 + 430 = \underline{\underline{649}}$$

Segment no:	Base	length
0	219	600
1	2300	14
2	90	100
3	1327	580
4	1952	96

$$2. 1,16 \Rightarrow 2300 + (\text{check } 16 < 14)$$

Trap Generates

$$3. 2,500 \Rightarrow 90 + (\text{check } 500 < 100)$$

Trap Generates

$$4. 4,112 \Rightarrow 1952 + (\text{check } 112 < 96)$$

Trap Generates.

### Advantage

- \* No Internal Fragmentation.

- \* Segment Table consumes less space in comparison to page table in paging.

### Disadvantages

- \* As processes are loaded & removed from the m/y, the free m/y space is broken into little pieces, causing external fragmentation.

Q. If there are 32 segments with 1KB size, the logical address is of — bits.

- a) 12    b) 13    c) 14    d) 15

Seg no:	offset value
0-31	
32 Seg	1KB = $2^{10}$

$2^5 \Rightarrow \underline{\underline{5}} \text{ bits} \quad 2^{10} \Rightarrow \underline{\underline{10}} \text{ bits}$

$5 + 10 = \underline{\underline{15}} \text{ bits}$

1 Byte = 8 bits

$$1 \text{ KB} = 2^{10}$$

$$1 \text{ MB} = 2^{20}$$

$$1 \text{ GB} = 2^{30}$$

$$2^{12} \Rightarrow 2^2 \times 2^{10} = 4 \text{ KB}$$

$$2^{24} \Rightarrow 2^4 \times 2^{20} = 16 \text{ MB}$$

$$2^{36} \Rightarrow 2^6 \times 2^{30} = 64 \text{ GB}$$

$$2 \text{ MB} = \underline{\quad} \text{ bits}$$

$$2 \times 2^{20} \times 2^3 = \underline{\quad}^{24} \text{ bits}$$

$$1024 \text{ Mb} = \underline{\quad} ?$$

$$2^{10} \times 2^{20} = 2^{30} = \underline{\quad} \text{ Gb}$$


$$2 \text{ Gb} = \underline{\quad} \text{ Mb}$$

$$2 \times 2^{30} = 2 \times 2^{10} \times 2^{20} = 2 \times 2^{10} \text{ Mb} \\ = 2 \times 1024 \text{ Mb} = \underline{\quad} \text{ Mb}$$

$$\begin{array}{l} 2^0 \rightarrow 1 \\ 2^1 \rightarrow 2 \\ 2^2 \rightarrow 4 \\ 2^3 \rightarrow 8 \\ 2^4 \rightarrow 16 \\ 2^5 \rightarrow 32 \\ 2^6 \rightarrow 64 \\ 2^7 \rightarrow 128 \\ 2^8 \rightarrow 256 \\ 2^9 \rightarrow 512 \\ 2^{10} \rightarrow 1024 \end{array}$$

## Paging


- \* Memory Management Scheme that eliminates the need for contiguous allocations of physical memory.
- \* Permits the physical address space of a process to be non-contiguous.
- \* The Basic method for implementing paging involves breaking physical m/y into fixed sized blocks called frames & breaking logical memory into blocks of the same size called pages.



Both are divided Equal Sizes


∴ no external fragmentation.

- \* Every address generated by the CPU is divided into 2 parts : a page number (P) & a page offset (d)
- \* The page number is used as an index into a page table.
- \* The page table contains the base address of each page in physical m/y.
- \* This base address is combined with the page offset to define the physical m/y address that is sent to the m/y unit.



- \* The size of a page is a power of 2.
- \* The selection of a power of 2 as a page size makes the translation of a logical address into a page no. & page offset particularly easy.

\* If the size of the logical address space is  $2^m$  & a page size is  $2^n$  bytes, then the high-order  $(m-n)$  bits of a logical address designate the page number & the  $n$  low-order bits designate the page offset.



Q. Consider a logical address space of 256 pages with a 4 KB page size, mapped onto a physical memory of 64 frames.


1. How many bits are required in the logical address?
2. How many bits are required in the Physical address?

$$\text{No. of Pages} = 256 = 2^8 = 8 \text{ bits}$$

$$\text{Logical Address Space} = 64 \text{ frames} = 2^6 = 6 \text{ Bits. (frame no.)}$$

$$\begin{aligned}\text{Page Size} &= 4 \text{ KB} \\ &= 2^2 \times 2^{10} \\ &= 2^{12} \text{ Bytes} \\ &= 12 \text{ Bits}\end{aligned}$$

(Page Size = Frame Size)



$12 + 8 = 20$  bits  
 $\hookrightarrow 2^{20}$  logical address locations / Space

Page 0

0	a
1	b
2	c
3	d
4	e
5	f
6	g
7	h
8	i
9	j
10	k
11	l
12	m
13	n
14	o
15	p

logical m/y

Suppose if to access 'K' logical address space.

2	2
page no	offset

$$\therefore 4 + 2 = \underline{\underline{6}}$$

Physical address space.

f	d.
6	12

Frame no. Frame offset


$$6+12=18 \text{ Bits for Physical Address Space}$$

- \* Smaller page tables are implemented as a set of registers
- \* The page table registers should be built with very high speed logic.

- \* Larger page tables are kept in main m/y.
- \* Registers associated with page table are :-

- Page-Table Base register (PTBR) : Points to the Page Table
- Page-Table length register (PTLR) : indicates size of the page table.

Frame nos



1x4  
Page Size = 4 KB

0	1
1	J → 4
2	I → 5
3	K → 6
4	L
5	m
6	n
7	o
8	p
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	

Physical M/y.

1	0
e	

$$6 \times 4 = 24$$

$$24 + 0 = \underline{\underline{24}}$$

access 'e'

1	1	1
6	5	

access 'f'

1	1	1
6	4	

access 'g'

1	1	1
6	3	

access 'd'

1	1	1
6	2	

access 'b'

1	1	1
6	1	

access 'a'

1	1	1
6	0	

- \* Disadvantage when page Table is placed in main memory :-
- Time required to access a user memory location is more.
- If we want to access location  $i$ , we must first index into the page table, using the value in the PTBR offset by the page no. for  $i$ . This task requires a memory access.
- It provides us with the frame number, which is combined with the page offset to produce the actual address.
- \* Here; every data / instruction access requires 2 memory accesses.
  1. One for page table
  2. One for data / instruction.

\* These 2 memory access problems can be solved using a special fast-lookup hardware cache called Associative Memory or Translation Look-Aside Buffers (Locality of reference) (TLBs)


\* Each entry in TLB consists of 2 parts : a key (or tag) & a value.

Key → Page no

Value → Frame no.

- \* TLB contains only a few of page-table entries.
- \* When a logical address is generated by the CPU, its page number is presented to the TLB.

- \* If the page no: is found, its frame number is immediately available and is used to access memory. (TLB hit)
- \* If the page no: is not in the TLB (Known as TLB miss) a m/y reference to the page table must be made.



If in TLB  $\rightarrow$  1 m/y access (TLB hit)

Not in TLB  $\rightarrow$  2 m/y access (TLB Miss)

## Paging - Memory Protection

- \* Valid- Invalid bit is attached to each entry in the page table :

Valid  $\Rightarrow$  the associated page is in the process logical address space  $\& \therefore$  a legal page.

Invalid  $\Rightarrow$  the page is not in the process logical address space.

Any violation result in a trap to the Kernel.

0000

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5

10400  
12,287

Frame no.: Valid - Invalid bit

0	2	V
1	3	V
2	4	V
3	7	V
4	8	V
5	9	V
6	0	V
7	0	V

Page Table.

0	
1	
2	page 0
3	page 1
4	page 2
5	
6	
7	page 3
8	page 4
9	page 5
:	
	page n

Logical address Space.

→ dirty Bit → if any changes made in main pgm it should be reflected to physical m/y & will be set to 1. else 0.  
 → Permission Bit

Q. Consider a Computer S/m with a 32-bit logical address & 4 KB page size. How many entries are there in Single level page table?

P	D
(m-n) n.	

Logical address Space = 32-bit

Page Size = 4 KB =  $2^2 \times 2^{10} B = 2^{12} B = 12$  bits

$$m = (m-n) + n$$

$$32 = (m-n) + 12$$

$$(m-n) = 32 - 12 = 20 \text{ bits}$$

 $\therefore 2^{20} \text{ entries}$ 

frame no.	valid	invalid
0		
1		
2		
3		
4		
5		
6		
7		
8		
9		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31		

Q. If it takes 100 ns to access memory & 80% of m/y operation is a TLB hit. Then the effective m/y access?

TLB hit = 0.8 80 %

∴ TLB Miss =  $(1 - 0.8) = 0.2 // 20\%$

Average m/y Access Time =  $(0.8 \times 100) + 0.2 \times (100 + 100)$   
 $\downarrow$   
 $(\text{TLB hit}) + \text{m/y access}$  (TLB Miss)  $\downarrow$  m/y access

80 + 40 = 120 ns

Q. Consider a machine with 64 MB physical memory and a 32-bit virtual address space. If the page size is 4 KB, what is the approximate size of the page table?

P	d
20	12

Logical address Space = 32-bit. 32

$$\text{Page Size} = 4 \text{ KB} = 2^2 \times 2^{10} = 2^{12} \text{ Bytes} = 12 \text{ bits}$$

$$\text{Physical address Space} = 64 \text{ MB} = 2^6 \times 2^{20}$$

$$= 2^{26} = 26 \text{ bits}$$

~~m = (m-n) + n~~ 
$$(m-n) = 26 - 12 = 14$$

~~32 = (m-n) + 12~~

~~(m-n) = 32 - 12~~

F	d
26	12

~~No. of Pages = 20 bits = 2<sup>20</sup> entries~~

Size of page Table = No. of entries \* Size of each entry  
(Page no's)

$$\therefore \text{Size of page Table} = 20 \times 2^{14} = 2 \text{ MB}$$

Page no	Page no	V/i	dirty

1 Byte = 8 bits

2 Bytes = 16 bits.  $\therefore \approx 2 \text{ Bytes} = 14 \text{ bits}$

Assume  
more one.


- a) 16 MB   b) 8 MB   c) 2 MB   d) 24 MB.

Q. A Computer S/m implements 8 KB pages & a 32-bit physical address space. Each page table entry contains a valid bit, a dirty bit, three permission bits & the translation. If the maximum size of the page table of a process is 24 MB, the length of the virtual address supported by the S/m is bits.

- a) 36   b) 32   c) 28   d) 40.


$$\text{Frame Size} = \text{page size} = 8 \text{ KB} = 2^3 \times 2^{10} = 2^{13} = 13 \text{ bits}$$

Physical address Space = 32-bit



$$\text{Size of Page Table} = 24 \text{ MB} = 24 \times 2^3 \times 2^{20}$$


Virtual address Space Length (d) = ?




$$\text{Size of page Table} = \text{No. of entries} \times \text{Size of each entry.}$$

$$24 \times 2^{20} \times 2^3 = \text{No. of entries} \times 24 \text{ bits, } \{3 \text{ Bytes}\}$$

$$\text{No. of entries} = \frac{24 \times 2^{20} \times 2^3}{24} = \frac{24 \times 2^{23}}{24} = 2^{23} = 8 = 23 \text{ bits}$$



$$23 + 13 = 36 \text{ bits}$$



$$19 + 1 + 1 + 1 + 1 + 1 = 26$$

$$\text{Each PT entry} = \frac{24}{8} = 3$$

$$\frac{24}{8} = 3$$

Q. Consider a computer system with 40-bit virtual addressing & page size of 16 KB. If the computer has a one-level page table per process & each page table entry requires 48 bits, then the size of the per-process page table is — MB?

- a) 384    b) 48    c) 192    d) 96.

Logical Address Space = 40 bits

Page Size

Page Table Entry

Page Table Size

$$m = (m-n) + n$$

$$40 = (m-n) + 14$$

$$(m-n) = 40 - 14$$

$$\text{No. of Pages} = \underline{\underline{26}} \text{ bits} = \underline{\underline{2^{26}}} \text{ Bytes}$$

P	d
26	14

48 bits
48 bits

Page Table

of Page Table. = No. of entries  $\times$  Size of each entry

$$= 2^{26} \times 6$$

$$= 2^{20} \times 2^6 \times 6$$


$$= 64 \times 6 \text{ MB}$$

$$= \underline{\underline{384}} \text{ MB}$$


$\frac{2^6}{64}$   
 $\underline{\underline{384}}$

Q If the page size in a 32-bit machine is 4 KB then the size of page table is :

- a) 1 MB    b) 2 MB    c) 4 MB    d) 4 KB.



Physical Address Space = 32-bit.



Logical Address Space = 32-bit

Page Size

$$= 4 \text{ KB} = 2^2 \times 2^{10} = 2^{12} = \underline{\underline{12}} \text{ bits}$$

Size of Page Table = ?

$$m = (m-n) + n$$

$$32 = (m-n) + 12$$

$$(m-n) = 32 - 12 = \underline{\underline{20}} \Rightarrow \text{No. of Pages.} = \underline{\underline{2^0}} \text{ entries}$$

Size of Page Table = No. of entries  $\times$  Size of each page  
Table entry.

$$= 2^0 \times 3 \text{ } \underline{\underline{20}} \text{ bits} \}$$


$$\approx \underline{\underline{3 \text{ MB}}} = \underline{\underline{4 \text{ MB}}}$$

c) page have register

{ if the size of the pgms is > the size of our sim m/y. }

## Virtual Memory

- \* Storage Scheme that provides user an illusion of having a very big main memory.
- \* This is done by treating a part of secondary memory as the main m/y.



Initially, here pages A, B, & C are placed in main m/y.

### Demand Paging

↳ According to needs only pages are placed in main m/y for execution.


If the main m/y is full & so space for new page to be placed, then existing page is replaced by the demanded one using page replacement algm.

## Demand Paging

\* The process of loading the page into memory on demand (whenever a page fault occurs).

\* The process includes the following steps :-

1. If CPU tries to refer a page that is currently not available in the main memory, it generates an interrupt indicating memory access fault.
2. The OS puts the interrupted process in a blocking state, for the execution to proceed the OS must bring the required page into the memory.



- Advantages
- 1. More efficient utilization of the processor.
  - 2. A process requires less memory than the main memory can be executed.
  - 3. Greater multiprogramming by using less of available memory for each process.

3. The OS will search for the required page in the logical address space.

4. The required page will be brought from the logical address space to physical address space. The page replacement algorithms are used for the decision making of replacing the page in physical address space.

## Demand Paging

- \* The time taken to service the page fault is called as page fault service time.
  - \* The page fault service time includes the time taken to perform all the above 6 steps.
  - \* Let the main m/y access time is :  $m$   
Page fault service time is :  $s$   
Page fault rate is :  $p$
- $$\therefore \text{Effective M/y Access Time} = (p * s) + (1 - p) * m$$

Q. In a paged m/y, the page hit ratio is 0.35. The time required to access a page in secondary m/y is equal to 100 ns. The time required to access a page in primary memory is 10 ns. The average time required to access a page is ?

- a) 3.0 ns   b) 68.0 ns   c) 68.5 ns   d) 78.5 ns.

$$\text{Page hit ratio} = \frac{(1 - P)}{P} = 0.35$$

$$P = 1 - 0.35 = \underline{\underline{0.65}}$$

$$\text{Secondary m/y access} = \frac{100}{0.65} \text{ ns}$$

$$\text{Primary m/y access} = 10 \text{ ns}$$

$$\text{Average Time} = ?$$

$$= (0.65 \times 100) + (0.35 \times 10)$$

$$= 65 + 3.5$$

$$= \underline{\underline{68.5 \text{ ns}}}$$

## Demand Paging

- \* The time taken to service the page fault is called as page fault service time.
- \* The page fault service time includes the time taken to perform all the above 6 steps.
- \* Let the main m/y access time is : m  
Page fault service time is : s  
Page fault rate is : P

$$\therefore \text{Effective M/y Access Time} = (P * s) + (1 - P) * m$$

Q. In a paged m/y, the page hit ratio is 0.35. The time required to access a page in secondary m/y is equal to 100 ns. The time required to access a page in primary memory is 10 ns. The average time required to access a page is?

- a) 3.0ns    b) 68.0 ns    c) 68.5 ns    d) 78.5 ns.

$$\text{Page hit ratio} = 0.35$$

$$0.35 = 1 - 0.65 = \underline{\underline{0.65}}$$

$$\text{Secondary m/y access} = 100 \text{ ns}$$

(s)

$$\text{Primary m/y access} = 10 \text{ ns}$$

(m)

$$\text{Average Time} = ?$$


$$= (0.65 \times 100) + (0.35 \times 10)$$

$$= 65 + 3.5$$

$$= \underline{\underline{68.5 \text{ ns}}}$$

## Thrashing

- \* Condition or a situation when the S/W is spending a major portion of its time in servicing the page faults, but the actual processing done is very negligible.



- \* The basic concept involved is that if a process is allocated too few frames, then there will be too many & too frequent page faults.
- \* As a result, no useful work would be done by the CPU & the CPU utilization could fall drastically.
- \* The long-term scheduler could then try to improve the CPU utilization by loading some more processes into the M/G thereby increasing the degree of multiprogramming.
- \* This would result in a further decrease in the CPU utilization triggering a chained reaction of higher page faults followed by an increase in the degree of multiprogramming called Thrashing.

Q. Consider a process executing on an OS that uses demand paging. The average time for a my access in the S/m is  $M$  units if the corresponding memory page is available in my  $\& D$  units if the my access causes a page fault. It has been experimental measured that the average time taken for a my access in the process is  $X$  units. Which one of the following is the correct expression for the page fault rate experienced by the process?

- a)  $(D-M)/(X-M)$       b)  $\boxed{(X-M)/(D-M)}$   
 c)  $(D-X)/(D-M)$       d)  $(X-M)/(D-X)$

Memory Access Time = M.

Page fault Service Time = D

Effective M/y Access Time = X.

$$P = ?$$

$$X = (P \cdot D) + (1-P) \cdot M$$

$$X = PD + M - PM$$

$$X = P(D-M) + M$$

$$(X-M) = P(D-M)$$

$$P = \frac{(X-M)}{(D-M)} //$$

Q. Let the page fault service time be 10ms in a computer with average m/y access time being 20ns. If one page fault is generated for every  $10^6$  m/y accesses, what is the effective access time for the memory?

- a) 21 ns    b)  $\boxed{30 \text{ ns}}$     c) 23 ns    d) 35 ns.

Page fault Service time ( $S'$ ) = 10 ms =  $10 \times 10^{-3} \times 10^{-6}$

Average m/y access time ( $m$ ) = 20 ns

page fault rate = 1 for  $10^6$  m/y access  
 $(P) = \frac{1}{10^6} \quad \therefore (1-P) = (1 - \frac{1}{10^6})$

Effective Access Time = ?

$$X = \left( \frac{1}{10^6} \times 10 \times 10^{-3} \times \frac{10^{-6}}{10^{-6}} \right) + \left( 1 - \frac{1}{10^6} \right) \times 20 \\ = 29.999 \text{ ns} \approx 30 \text{ ns} //$$


## Reference String

- \* The string of my references is called reference string.
- \* Reference strings are generated artificially or by tracing a given s/m and recording the address of each m/y reference.
- \* For eg: Consider the follo: Sequence of addresses:-  
123, 215, 600, 1234, 76, 96.  
+ If page size is 100, then the reference string is.  
1, 2, 6, 12, 0, 0.

i.e; 1-199, 200-299, 600-699 ... etc.  
 $\downarrow$        $\downarrow$        $\downarrow$   
Page 1,      2      6

## Page Replacement

- \* If no frame is free, we find one that is not currently being used & free it.
- \* Find the location of the desired page on the disk.
- \* Find a free frame:
  - If there is a free frame, use it.
  - If there is no free frame, use a page replacement algorithm to select a victim frame.
  - Write the victim frame to the disk; change the page & frame tables accordingly.
  - Read the desired page into the newly freed frame; change the page and the frame tables.
  - Continue the user process from where the page fault occurred.




valid-invalid bit.

② Change to invalid

④ Reset page table for new page.

page table.




## Page Replacement Algorithms

- \* A page fault happens when a running pgm accesses a m/y page that is mapped into the virtual address space, but not loaded in physical m/y.
- \* In case of page fault, os might have to replace one of the existing pages with the newly needed page.
- \* A page replacement algorithm is needed to decide which page needs to be replaced when the new page comes in.
- \* Diff: page replacement algrithms suggest diff ways to decide which page to replace.
- \* Used to reduce the no: of page faults.
- \* Page Replacement Algrithms are:-
  1. First In first out (FIFO)
  2. Optimal Page Replacement.
  3. Least Recently used (LRU)

## First In First Out


- \* Simplest page replacement algorithm.
- \* In this algorithm, the OS keeps track of all pages in the memory in a queue, the oldest page is in the front of the queue.
- \* When a page needs to be replaced page in the front of the queue is selected for removal.

Q. How many page fault occurs if FIFO page replacement is used when following pages are requested. Consider no. of frames available is 3 & initially all are empty. 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1.



15

\* Belady's Anomaly proves that it is possible to have more page faults when increasing the no. of page frames while using the FIFO page replacement algorithm.



## Optimal Page Replacement

- \* Pages are replaced which could not be used for the longest duration of time in the future.
- \* Has the lowest page-fault rate of all algorithms.  
↳ will never suffer from Belady's Anomaly.

Q:  $7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, Q, 1, 2, 0, 1, 7, 0, 1$ .  
(Check to right side)

$\frac{1}{0}$	$\frac{1}{0}$	$\frac{3}{0}$	$\frac{3}{4}$	$\frac{3}{0}$	$\frac{1}{0}$	$\frac{1}{7}$
$7$	$2$	$2$	$2$	$2$	$1$	$7$

$7$  used after long time

9/1 Last pages are  $7, 0, 1$

## Least Recently Used

- \* Check to left side.

Q.  $7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1$ .

$\frac{1}{0}$	$\frac{1}{0}$	$\frac{3}{0}$	$\frac{3}{0}$	$\frac{2}{0}$	$\frac{2}{3}$	$\frac{2}{3}$	$\frac{2}{0}$	$\frac{7}{0}$
$7$	$2$	$2$	$4$	$4$	$4$	$0$	$1$	$1$

12/1

\* Two implementations are feasible :-

### 1. Counters :-

→ In the simplest case, we associate with each page table entry a time-of-use field & add to the CPU a logical clock or counter.

→ The clock is incremented for every my reference.

→ Whenever a reference to a page is made, the contents of the clock register are copied to the time-of-use field in the page-table entry for that page.

→ ie; the counter having ~~local~~ value is used.

## 2. Stack :-

→ To keep a stack of page numbers.

→ Whenever a page is referenced, it is removed from the stack & put on the top.

→ In this way, the most recently used page is always at the top of the stack & the least recently used page is always at the bottom.

## Reference Bit { Used in LRU & MFU } .

\* Reference bit specifies whether that page has been referenced in the last clock cycle or not.

\* If the page has been referenced recently, then this bit is set to 1 or set to 0.

\* Reference Bit is useful for page replacement policy.

\* A page that has not been referenced recently is considered a good candidate for page replacement in LRU page replacement policy.

1. Least Frequently Used (LFU)

2. Most Frequently Used (MFU)

## Least Frequently Used

- \* Requires that the page with the smallest count be replaced.  
    ↳ counter value low is used.
- \* The reason for this selection is that an actively used page should have a large reference count.
- \* A pblm arises when a page is used heavily during the initial phase of a process but then is never used again.  
    ↓ so to resolve the pblm  
    Since it was used heavily, it has a large count and remains in mly even though it is no longer needed.
- \* One solution is to shift the counts eight by 1 bit at regular intervals, forming an exponentially decaying average usage count.  
    Eg.    $1011 \rightarrow 11$    ↓ decay  
         right shift  $\Rightarrow 0101 \rightarrow 5$

## Most Frequently Used

- \* The page with the smallest count was probably just brought in & has yet to be used.