
### MODULE - I

I/O Organization: Accessing of I/O devices
- interrupts, interrupt hardware - Direct memory access.

Penipheral:

Devices connected to processor externally except main me - Input devices, o/p devices, storage devices

Can (PU Access ID directly ?



40 interface electro magnetic/ electro mechanical/etz. electronic device

Why these I/o interfaces.
- act as a transilator

- povides synchronization blue High speed CPU and slow speed I/O devices.
- Data format conversion

Interface - It is a shared houndary between two seperate components of the computer system which can be used to attach two or more components of the system for communication purposes


#### Need for ID Interface

- Peripherals are electromechanical or etectromagnetic devices: and their manner of operation is different from the operation of the CDU and memory. Which are electronic devices. So conversion of signal is required.
- The data transfer rate of peripherals is synchronization is required
- Porta codes and format in peripherals differ from the word format of the CPU and memory. So conversion of formats is (3)
- The operating mucles of peripherals are different from each other and each must be controlled so a peripheral close not disturb the (4)operations up other peripherals.


#### Modes of I/O Data Transfer

Data transfer between the central unit and 40 devices can be handled in generally three types of modes.


- (1) Programmed I/O
  (2) Interrupt imitiated I/O
- Druck Memory Access.



Date: / /



		Program med 210
		- Simple to implement  - veguives very little how support  - cpu check the status bits possibleally
		- veguives very little how support
		- cpu check the status bits possiblially
		3 - the processor has to wait for a long time for the To
		module to be ready for either transmission or reception
		- the processor has to wait for a long time for the I/O module to be ready for either transmission or reception.  The performance of the ofm is severely degraded.
		= Saite and more Plaint then more roomed I/n
		Interrupt driver 40 - faster and more efficient than programmed 1/0
		Hu nanufactures / Os maker usually implements
	- 11-	
39	-	What is the function of ISR How the time involved in polling process is reduced in interrupted To ?
	-	How the time involved in polling process is
	-   _	reduced in intermental ID ?
٠,	-	What are vectored interrupts ?
_		rist and describe the registers in a DMA interface
_	- 11 /	
_	1	Describe the diperson to bus as bis alice to be a present
		Describe the different bus arbitration techniques for DMA.
	1/1	the transfer to
	Mi	not is interpret or Discuss the difference blow suppositione and Dis.
		4



## Interrupt

- Interrupt is a signal emitted by how or sow when a process or an event needs immediate extention

The process that runs when an internint is generated as the Internept Handler. (Interrupt Bervice Rodine ISR)

The CPU saves the state of the ongoing process and shifts ats obtantion to the sinternept generaled by giving access to the interrupt handler.

This entire process is called interrupt handling.


ISR handles the request and sends it to the CPU. When the ISR is complete, the process gets resured.

Before working on the interrupt, the state of the current program which was in execution is saved. After saving the state of the current process, the control is then given to a program to handle the interrupt.

whe have several types of interrupt handlers. There is usually an interrupt handler associated with an interrupt.

For example, the keyboard has its interrupt handler; and the printer has its interrupt handler, and so on.

Date: / /



(2)

	Maskable and Non Maskable Internepts. 3 Later
	How to Handle Internept ?
_	An internept first goto goes to hardware known as Internept controller.
	Interrupt Controller.
	This controller will generate an interrupt to the CPU.
	The same of the sa
-	After the completion of '1' instruction cycle, the cpu checks whether an interrupt is pending or not.
+	whether an interment is bending or not.
t.	O .
-	If any internept is not there, then the CPU will continue with the most inst.
	with the most inst.
*	
-	But if there is some un serviced interrupt, then the CPU will
	But if there is some un serviced interrupt, then the CPU will pay attention to that interrupt.
	PROURAM
	of magram commands: program control jumps to ISR
	ISR
,	How interrupt ISR executes
1	Caught here Is completion
	programa control
	returns to internes L
	Bequential execution program ("Ed
	where it left if
	and the state of t
iO .	

During interrupt handling, the state of the current program.
which was in execution as soved along with its corresponding register states.

After saving the state of the current process, the control is then given to a program to handle the interrupt. (ISR)

The CPU will now detect the kind of interrupt and its respective interrupt number. The interrupt numb' and its corresponding inst" set address are stored in a vector table known as IVT (Interrupt Vector Table).

Using the number and IVT, the CPU will get to know the base add of the process that is needed to harrelle the respective interrupt. (ITSR). Now the winted will be given to the ISR and efter execution, the control will be coming back to the see suspended process and continues its execution.

Types of Interrupts

Hardware )

Explose Internepts.

Maskable

Non Maskable interrupts/

Maskable interrupt - The An interrupt that can be disabled by ox ignored by the instruct of CPU are called Maskable interrupts.

eg: RST 6.5, RST 7.5, RST 5.5 of 8085

Non Maskable Interrupts. - Am interrupt that commof be dusabled or rignored by the instra of course called as Nion markable interrupts

eg: Trap of 8085

Differences.

When maskable interrupt occur, at can be handled after executing the current inst.

When mon maskable interrupt occur, the current inst<sup>ns</sup> and status are stored in stack for the CPU to handle the interrupt.

Maskable interrupts used to interface with peripheral devices. Non maskable interrupt used for emergency purpose

In maskable interrupts, response time is high. In non maskable interrupts response time is low.

Maskable inte I may be vectored or non vectored. mon maskable interrupts are vectored interrupts

Vectored Interrupts.

the internepting device on program directly provides the processor with Improvation about the specific internept source.

delice sends two things to the processor,

4) Interrupt signal. 2) Vector add (Base add of ISE)

### Non-vectored Interrupts.

They are also known as basic interrupts or sealar interrupts. do not previde direct information about the interrupt source. When a non-vectored interrupt occurs, the processor executes a defacelt sexuric southine (DS12). to determine which interrupt handler muhne to execute.

device only sends the interrupt signal to the CPU:

Ref: Difference blue Interrupt and subsoutine.

Direct Memory Acres.

It is a process which enables data transfer between the memory and the I(O. device without the need of (without the involvement) of CPU during data transfer.

Data Count

Data Count

Data Register

Adolars Register

Adolars Register

DMA REQ

DMA Ack

Interrupt

Read

white

- Block deagram of DMA controller.

# Working of DMA.

DMA need a filw called Direct Monory Areas Controller (DMAC) which will help in the throughout process of data transfer between the Memory and 20 devices directly.

Firstly, 10 devices sends the DMA request to DMA Controller, them further DMAC device sends HOLD signal to CPU by which it asks. CPU for several information which are needed while transferring deta transferring deta.

CPU then shares two basic info with DMAE before the data transfer which are:

(a) stanting adds (memory adds starting from where data transfer should be performed).

(2) Data Lount (no: of bytes or words to be transferred)

CDU then sends HLDACK back to DMAC illustrating that. now tompe can successfully pass on the information.

Then further DMAC showes the DMA Ack to the To derice which would eventually let ID clarice to access or transfer the data from memory in a direct and efficient manner.

During the DMA transfer CPU can perform unly those operation in which it closes n't require the access of system Bus which means mostly CPU will be in blocked state.

How much time (PU will give the control of to DMAC depends on the modes of DMA transfer.

fig: hlorking Dinoising of DMA CONTROLLER Date: / / pata hus + Data Bus Buffer k Address Bus Buffer > Address Register DMA select -DS Register select -RS > Word wunt Register Read < Central RDLogie Write WR Control Register Pus Reg < Bus grant -B67 DMA ACK to To device Interrupt Internet < Modes of DMA Transfer Burst Mode - Burst of data is transferred before CPU takes

control of the buses back from DMAC.

this is the quickest mode of DMA transfer some at once only the huge amount of data is being transferred so time will be saved in huge amount.

The fastest mode (3) Less user friendly (cpv will be in blocked state) Cycle Stealing Mode - Slow To device will take some time to prepare data and within that time CD keeps the control of - Conce the date or word as ready CPU gives back central of system buses to DMAC for I cycle in which the prepared word as transferred to my

- Compared to burst made, little bit slowest since it requires little bit of time which is achiefly commend by To device

De Mort efficient may of transfer chu wint be blocked entire time.

@ Rate of DMA transfer will be less.