



Mnemonic	Size	Address Mode	Dn	An	(An)	(An) +	-(An)	d ₁₆ (An)	d ₈ (An,Xn)	Abs.W (Abs).W	Abs.L (Abs).L	d ₁₆ (PC)	d ₈ (PC,Xn)	s = immed d = SR/CC	Opcode Bit Pattern	Boolean	Condition Codes
			#	#	#	#	#	#	#	#	#	#	#	#	5432 1098 7654 3210		X N Z V C
ADD	L	s= Dn d=			2	2	2	4	4	4	6				1101 DDD1 10EE EEEE	d + Dn → d	* * * * *
		d= Dn s=	2	2	2	2	2	4	4	4	6	4	4	6	1101 DDD0 10ee eeee	Dn + s → d	
ADDA	L	d= An s=	2	2	2	2	2	4	4	4	6	4	4	6	1101 AAA1 11ee eeee	An + s →An	- - - - -
ADDI	L	s= Imm d=	6												0000 0110 10EE EEEE	Dn + # →Dn	* * * * *
ADDQ	L	s= Imm3 d=	2		2	2	2	2	4	4	6	6			0101 QQQ0 10EE EEEE	d + # → d	* * * * *
ADDX	L	s= Dn d=	2												1101 RRR1 1000 0rrr	d + s + X → d	* * * * *
AND	L	s= Dn d=			2	2	2	4	4	4	6				1100 DDD1 10EE EEEE	d<and>Dn → d	- * * 0 0
		d= Dn s=	2		2	2	2	4	4	4	6	4	4	6	1100 DDD0 10ee eeee	Dn<and>s → Dn	
ANDI	L	s= Imm d=	6												0000 0010 10EE EEEE	d<and># → d	- * * 0 0
ASL, ASR	L	count= Dn d=	2												1110 rrrf 1010 0DDD		* * * 0 *
		count= #1-8 d=	2												1110 QQQf 1000 0DDD		
Bcc	B	d ₈ =											branch taken	2	0110 CCCC PPPP PPPP	if cc true, then PC + disp → PC	- - - - -
													branch not taken	2			
	W	d ₁₆ =											branch taken	4			
													branch not taken	4			
BOHq	B	bit# = Dn d=			2	2	2	4	4	4	6				0000 rrr1 01EE EEEE	(bit#) of d→ Z, (bit#) of d→ (bit#) of d	- - * - -
		bit# = Imm d=			4	4	4	6							0000 1000 01EE EEEE		
	L	bit# = Dn d=	2												0000 rrr1 01EE EEEE		
		bit# = Imm d=	4												0000 1000 01EE EEEE		
BCLR	B	bit# = Dn d=			2	2	2	4	4	4	6				0000 rrr1 10EE EEEE	(bit#) of d←Z, 0→ (bit#)of d	- - * - -
		bit# = Imm d=			4	4	4	6							0000 1000 10EE EEEE		
	L	bit# = Dn d=	2												0000 rrr1 10EE EEEE		
		bit# = Imm d=	4												0000 1000 10EE EEEE		
BRA	B	d ₈ =												2	0110 0000 PPPP PPPP	PC + disp → PC	- - - - -
	W	d ₁₆ =												4			
BSET	B	bit# = Dn d=			2	2	4	4	4	4	6				0000 rrr1 11EE EEEE	(bit#) of d→ Z, 1→ (bit#) of d	- - * - -
		bit# = Imm d=			4	4	4	6							0000 1000 11EE EEEE		
	L	bit# = Dn d=	2												0000 rrr1 11EE EEEE		
		bit# = Imm d=	4												0000 1000 11EE EEEE		
BSR	B	d ₈ =												2	0110 0001 PPPP PPPP	PC →(SP), PC + disp → PC	- - - - -
	W	d ₁₆ =												4			
BTST	B	bit# = Dn d=			2	2	2	4	4	4	6	4	4		0000 rrr1 00EE EEEE	(bit#) of d→ Z	- - * - -
		bit# = Imm d=			4	4	4	6							0000 1000 00EE EEEE		
	L	bit# = Dn d=	2												0000 rrr1 00EE EEEE		
		bit# = Imm d=	4												0000 1000 00EE EEEE		
CLR	B/W	d=	2		2	2	2	4	4	4	6				0100 0010 SSEE EEEE	0 → d	- 0 1 0 0
	L	d=	2		2	2	2	4	4	4	6						
CMP	B/W	d= Dn s=	2	2*	2	2	2	4	4	4	6	4	4	4	1011 DDD0 Ssee eeee	Dn-s	- * * * *
	L	d= Dn s=	2	2	2	2	2	4	4	4	6	4	4	6			
CMPA	W	d= An s=	2	2	2	2	2	4	4	4	6	4	4	4	1011 AAA0 11ee eeee	An-s	- * * * *
	L	d= An s=	2	2	2	2	2	4	4	4	6	4	4	6	1011 AAA1 11ee eee		
CMPI	B/W	s= Imm d=	4												0000 1100 SSEE EEEE	d-#	- * * * *
	L	s= Imm d=	6														
DIVS	W	d= Dn s=	2		2	2	2	4	4	4	6	4	4	4	1000 DDD1 11ee eeee	Dn ₃₂ /S ₁₆ →Dn(R ₁₅ :Q ₁₆)	- * * * 0
	L	d= Dn s=	4		4	4	4	6							0100 1100 01ee eeee 0DDD 1000 0000 0DDD	Dn ₃₂ /S ₃₂ →Dn(Q ₃₂)	
DIVU	W	d= Dn s=	2		2	2	2	4	4	4	6	4	4	4	1000 DDD0 11ee eeee	Dn ₃₂ /S ₁₆ →(R ₁₅ :Q ₁₆)	- * * * 0
	L	d= Dn s=	4		4	4	4	6							0100 1100 01ee eeee 0DDD 0000 0000 0DDD	Dn ₃₂ /S ₃₂ →Dn(Q ₃₂)	
EOR	L	s= Dn d=	2		2	2	2	4	4	4	6				1011 rrr1 10EE EEEE	d ⊕ Dn → d	- * * 0 0
EORI	L	s= Imm d=	6												0000 1010 1000 0DDD	d ⊕ #→ d	- * * 0 0
EXT	W	d=	2												0100 1000 1000 0DDD	bit 7 → bits 15:8	- * * 0 0
	L	d=	2												0100 1000 1100 0DDD	bit 15 → bits 31:16	
ILLEGAL															0100 1010 1111 1100	PC → -(SSP)	- - - - -
																SR → -(SSP)	
																Vector offset → -(SSP)	
																(illegal vector) → PC	
JMP		d=			2			4	4	4	6	4	4		0100 1110 11EE EEEE	d → PC	- - - - -
JSR		d=			2			4	4	4	6	4	4		0100 1110 10EE EEEE	PC →-(SP),d→ PC	- - - - -
LEA	L	d= An s=			2			4	4	4	6	4	4		0100 AAA1 11ee eeee	s → An	- - - - -
LINK	W	d ₁₆ = Imm s=		4											0100 1110 0101 0AAA	An →-(SP),SP→An, SP+disp→SP	- - - - -
LSL,LSR	L	count=Dn d=	2												1110 rrrf 1010 1DDD		* * * 0 *
		count=#1-8 d=	2												1110 QQQf 1000 1DDD		
MOVE	B/W	d=Dn s=	2	2	2	2	2	4	4	4	6	4	4	4	00XX RRRM Mlee eeee	s → d	- * * 0 0
		d=An s=	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA				
		d=(An) s=	2	2	2	2	2	4	4	4	6	4	4	4			
		d=(An)+ s=	2	2	2	2	2	4	4	4	6	4	4	4			
		d=-(An) s=	2	2	2	2	2	4	4	4	6	4	4	4			
		d=d ₁₆ (An) s=	4	4	4	4	4	6				6					
		d=d ₈ (An,Xn*SF) s=	4	4	4	4	4										
		d=Abs.W s=	4	4	4	4	4										
		d= Abs.L s=	6	6	6	6	6										
	L	d=Dn s=	2	2	2	2	2	4	4	4	6	4	4	6	0010 RRRM Mlee eeee	s → d	- * * 0 0
		d= An s=	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA	MOVEA				
		d=(An) s=	2	2	2	2	2	4	4	4	6	4	4	6			
		d= (An)+ s=	2	2	2	2	2	4	4	4	6	4	4	6			
		d=-(An) s=	2	2	2	2	2	4	4	4	6	4	4	6			
		d=d ₁₆ (An) s=	4	4	4	4	4	6				6					
		d=d ₈ (An,Xn*SF) s=	4	4	4	4	4										
		d=Abs.W s=	4	4	4	4	4										
		d=Abs.L s=	6	6	6	6	6										
MOVE COR	W	d=CCR s=	2											4	0100 0100 11ee eeee	lower 8 bits of s → COR	* * * * *
	W	s=CCR d=	2												0100 0010 1100 0DDD	CCR → Dn	
MOVEA	W	d= An s=	2	2	2	2	2	4	4	4	6	4	4	4	0011 AAA0 01ee eeee	s → An	- - - - -
	L	d= An s=	2	2	2	2	2	4	4	4	6	4	4	6	0010 AAA0 01ee eeee		
MOVEM	L	s= Xn... d=			4			6							0100 1000 11EE EEEE	Xn... → d	- - - - -
		d= Xn... d=			4			6							0100 1100 11ee eeee	s → Xn...	
MOVEQ	L	s= Imm8 d=	2												0111 DDD0 QQQQ QQQQ	# → Dn (sign ext)	- * * 0 0
MULS	W	d= Dn s=	2		2	2	2	4	4	4	6	4	4	4	1100 DDD1 11ee eeee	Dn ₁₆ *s ₁₆ → Dn ₃₂	- * * 0 0
	L	d= Dn s=	4		4	4	4	6							0100 1100 00ee eeee 0DDD 1000 0000 0000	s ₃₂ *s ₃₂ → s ₃₂	
MULU	W	d= Dn s=	2		2	2	2	4	4	4	6	4	4	4	1100 DDD0 11ee eeee	Dn ₁₆ *s ₁₆ → Dn ₃₂	- * * 0 0
	L	d= Dn s=	4		4	4	4	6							0100 1100 00ee eeee 0DDD 0000 0000 0000	Dn ₃₂ *s ₃₂ → Dn ₃₂	
NEG	L	d=	2												0100 0100 1000 0DDD	0-Dn → Dn	* * * * *
NEGX	L	d=	2												0100 0000 1000 0DDD	0-Dn-X → Dn	* * * * *
NOP															0100 1110 0111 0001	none	- - - - -
Mnemonic	Size	Address Mode	Dn	An	(An)	(An) +	(An) -	d ₁₆ (An)	d ₈ (An,Xn)	Abs.W (Abs).W	Abs.L (Abs).L	d ₁₆ (PC)	d ₈ (PC,Xn)	s = immed d = SR/CC	Opcode Bit Pattern	Boolean	Condition Codes
			#	#	#	#	#	#	#	#	#	#	#	#	5432 1098 7654 3210		X N Z V C

General Notes

* Word Only

Number of Bytes in Instruction

s Source (s10 = base 10 operand)

d Destination (d10 = base 10 operand)

< Value is Maximum Number

Complement (invert)

d₈ 8-Bit Displacement

d₁₆ 16-Bit Displacement

Imm Immediate Data

Imm3 Immediate Data, 3 Bits

Imm8 Immediate Data, 8 Bits

OpCode Bit Pattern Codes

f Direction:

0 = Right

1 = Left

M Destination EA Mode

P Displacement

Q Quick Immediate Data

R Destination Register

r Source Register

S Size:

00 = Byte

01 = Word

10 = Long

Condition Code Notation

* Set according to result of operation

- Not affected by operation

0 Cleared

1 Set

U Undefined after operation

