ECE 315 Assignment 1

Arun Woosaree XXXXXXX

February 21, 2020

1

The system will enter any of the low power modes below when a STOP instruction is executed. Depending on the WCR[LPMD] bits, the MCU will enter either wait, doze, or stop mode. For each of these modes, power is saved by idling the CPU with no active cycles, powering down the system, and stopping all internal clocks. The coldfire core is also disabled in each of the low-power modes.

A wake-up event will cause the MCU to exit any of these low power modes, and return to run mode. A wake-up event can be any type or reset, or any valid, enabled interrupt request. To exit from these low power modes with an interrupt, the interrupt request's priority should be higher than the value programmed in WCR[LPMD], and higher than the value programmed in the interrupt priority mask (I) field of the core's status register. Additionally, the interrupt request should be from a source that is not masked in the interrupt controller's interrupt mask register, and it should have been enabled at the module of the interrupt's origin.

wait

Wait mode saves power by stopping the CPU and memory clocks until a wakeup event is detected. Peripherals can be programmed to continue operating, and can also generate interrupts which will cause the CPU to exit from wait mode. The wait mode is entered when the STOP instruction is executed, with the WCR[LPMD] bits having a value of 10.

doze

Doze mode is similar to wait mode, in that it affects the processor in the same way as in wait mode, however, some peripherals define individual operational characteristics in doze mode. Peripherals continuing to run and having the capability of producing interrupts may cause the CPU to exit the doze mode and return to run mode. Stopped peripherals restart operation on exit from

doze mode, as defined for each peripheral The doze mode is entered when the STOP instruction is executed with the WCR[LPMD] bits having a value of O1.

stop

Stop mode is also similar to wait and doze mode, in that it affects the processor the same way. However, all system clocks are stopped, and peripherals cease operation. The stop mode is entered when the STOP instruction is executed with the WCR[LPMD] bits having a value of 11.

2

Similarities

- 1. both use harmonic intervals to move between different sections of code
- 2. todo

Differences

- 1. separate blocks of code represented as a different loop vs. a different states
- 2. polling peripherals (Multiple nonpreemptive loops) vs. tasks running at specified intervals.

3

Advantages

When would it be more appropriate to choose a single threaded architecture

When there are only a few, not complicated tasks.

4

Idle time can be implemented using an idle task that executes NOP in an infinite loop until a hardware timer signals the star of the next looping interval.