

reescale Semiconductor

Technical Data

RF Power Field Effect Transistors

High Ruggedness N-Channel Enhancement-Mode Lateral MOSFETs

These high ruggedness devices are designed for use in high VSWR industrial (including laser and plasma exciters), broadcast (analog and digital), aerospace and radio/land mobile applications. They are unmatched input and output designs allowing wide frequency range utilization, between 1.8 and 600 MHz.

Typical Performance: V_{DD} = 50 Volts, I_{DQ} = 100 mA

Signal Type	P _{out} (W)	f (MHz)	G _{ps} (dB)	η _D (%)	IRL (dB)
Pulsed (100 μsec, 20% Duty Cycle)	300 Peak	230	26.5	74.0	-16
CW	300 Avg.	130	25.0	80.0	-15

- Capable of Handling a Load Mismatch of 65:1 VSWR, @ 50 Vdc, 230 MHz, at all Phase Angles
 - · 300 Watts CW Output Power
 - 300 Watts Pulsed Peak Power, 20% Duty Cycle, 100 µsec
- Capable of 300 Watts CW Operation

Features

- Unmatched Input and Output Allowing Wide Frequency Range Utilization
- Device can be used Single-Ended or in a Push-Pull Configuration
- Qualified Up to a Maximum of 50 V_{DD} Operation
- Characterized from 30 V to 50 V for Extended Power Range
- Suitable for Linear Application with Appropriate Biasing
- Integrated ESD Protection
- Greater Negative Gate-Source Voltage Range for Improved Class C Operation
- Characterized with Series Equivalent Large-Signal Impedance Parameters
- **RoHS Compliant**
- NI-780-4 in Tape and Reel. R3 Suffix = 250 Units, 56 mm Tape Width, 13 inch Reel. For R5 Tape and Reel options, see p. 14.
- NI-780S-4 in Tape and Reel. R3 Suffix = 250 Units, 32 mm Tape Width, 13 inch Reel. For R5 Tape and Reel options, see p. 14.


Table 1. Maximum Ratings

_			
Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	-0.5, +130	Vdc
Gate-Source Voltage	V_{GS}	-6.0, +10	Vdc
Storage Temperature Range	T _{stg}	-65 to +150	°C
Case Operating Temperature	T _C	150	°C
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	1050 5.26	W W/°C
Operating Junction Temperature (1,2)	TJ	225	°C

Document Number: MRFE6VP6300H Rev. 1, 7/2011

MRFE6VP6300HR3 MRFE6VP6300HSR3

1.8-600 MHz, 300 W, 50 V **LATERAL N-CHANNEL BROADBAND RF POWER MOSFETs**






Figure 1. Pin Connections

Table 2. Thermal Characteristics

Characteristic	Symbol	Value (2,3)	Unit
Thermal Resistance, Junction to Case (4)			°C/W
Pulsed: Case Temperature 75°C, 300 W Pulsed, 100 μsec Pulse Width, 20% Duty Cycle,			
50 Vdc, I _{DQ} = 100 mA, 230 MHz	$Z_{ hetaJC}$	0.05	
CW: Case Temperature 87°C, 300 W CW, 50 Vdc, I _{DQ} = 1100 mA, 230 MHz	$R_{ heta JC}$	0.19	

- 1. Continuous use at maximum temperature will affect MTTF.
- 2. MTTF calculator available at http://www.freescale.com/rf. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.
- 3. Refer to AN1955, Thermal Measurement Methodology of RF Power Amplifiers. Go to http://www.freescale.com/rf. Select Documentation/Application Notes - AN1955.
- 4. Same test circuit is used for both pulsed and CW.





Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22-A114)	2 (Minimum)
Machine Model (per EIA/JESD22-A115)	B (Minimum)
Charge Device Model (per JESD22-C101)	IV (Minimum)

Table 4. Electrical Characteristics (T_A = 25°C unless otherwise noted)


Characteristic	Symbol	Min	Тур	Max	Unit
Off Characteristics ⁽¹⁾					
Gate-Source Leakage Current (V _{GS} = 5 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	_	1	μAdo
Drain-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 50 mA)	V _{(BR)DSS}	130	_	_	Vdc
Zero Gate Voltage Drain Leakage Current (V _{DS} = 50 Vdc, V _{GS} = 0 Vdc)	I _{DSS}	_	_	5	μAdc
Zero Gate Voltage Drain Leakage Current (V _{DS} = 100 Vdc, V _{GS} = 0 Vdc)	I _{DSS}	_	_	10	μAdc
On Characteristics					
Gate Threshold Voltage (1) $ (V_{DS} = 10 \text{ Vdc}, I_D = 480 \mu \text{Adc}) $	V _{GS(th)}	1.7	2.2	2.7	Vdc
Gate Quiescent Voltage $(V_{DD} = 50 \text{ Vdc}, I_D = 100 \text{ mAdc}, \text{Measured in Functional Test})$	V _{GS(Q)}	2.0	2.5	3.0	Vdc
Drain-Source On-Voltage (1) (V _{GS} = 10 Vdc, I _D = 1 Adc)	V _{DS(on)}	_	0.25	_	Vdc
Dynamic Characteristics ⁽¹⁾	1				
Reverse Transfer Capacitance (V _{DS} = 50 Vdc ± 30 mV(rms)ac @ 1 MHz, V _{GS} = 0 Vdc)	C _{rss}	_	0.8	_	pF
Output Capacitance $(V_{DS} = 50 \text{ Vdc} \pm 30 \text{ mV(rms)ac} @ 1 \text{ MHz}, V_{GS} = 0 \text{ Vdc})$	C _{oss}	_	76	_	pF
Input Capacitance (V _{DS} = 50 Vdc, V _{GS} = 0 Vdc ± 30 mV(rms)ac @ 1 MHz)	C _{iss}	_	188	_	pF

Power Gain	G _{ps}	25.0	26.5	28.0	dB
Drain Efficiency	η_{D}	72.0	74.0	_	%
Input Return Loss	IRL	_	-16	-9	dB

VSWR 65:1 at all Phase Angles	Ψ	No Degradation in Output Power
Pulsed: Pout = 300 W Peak (60 W Avg.), f = 230 MHz, Pulsed,		
100 μsec Pulse Width, 20% Duty Cycle		
CW: P _{out} = 300 W Avg., f = 130 MHz		

1. Each side of device measured separately.





Note: Same test circuit is used for both pulsed and CW.

Figure 2. MRFE6VP6300HR3(HSR3) Test Circuit Schematic

Table 5. MRFE6VP6300HR3(HSR3) Test Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
C1, C20	15 pF Chip Capacitors	ATC100B150JT500XT	ATC
C2	82 pF Chip Capacitor	ATC100B820JT500XT	ATC
C3, C17	91 pF Chip Capacitors	ATC100B910JT500XT	ATC
C4, C10	1000 pF Chip Capacitors	ATC100B102JT50XT	ATC
C5, C11	10K pF Chip Capacitors	ATC200B103KT50XT	ATC
C6	0.1 μF, 50 V Chip Capacitor	CDR33BX104AKWS	AVX
C7	2.2 μF, 100 V Chip Capacitor	HMK432B7225KM-T	Taiyo Yuden
C8	10 μF, 35 V Tantalum Capacitor	T491D106K035AT	Kemet
C9	2.2 μF, 100 V Chip Capacitor	G2225X7R225KT3AB	ATC
C12	0.1 μF, 100 V Chip Capacitor	C1812F104K1RAC	Kemet
C13	0.01 μF, 100 V Chip Capacitor	C1825C103K1GAC	Kemet
C14, C15, C16	220 μF, 100 V Electolytic Capacitors	MCGPR100V227M16X26-RH	Multicomp
C18, C19	18 pF Chip Capacitors	ATC100B180JT500XT	ATC
L1	120 nH Inductor	1812SMS-R12JLC	Coilcraft
L2	17.5 nH Inductor	GA3095-ALC	Coilcraft
R1	1000 Ω, 1/2 W Chip Resistor	CRCW20101K00FKEF	Vishay
PCB	$0.030''$, $\varepsilon_r = 2.55$	AD255A	Arlon







Figure 3. MRFE6VP6300HR3(HSR3) Test Circuit Component Layout



TYPICAL CHARACTERISTICS — PULSED



Note: Each side of device measured separately.

Figure 4. Capacitance versus Drain-Source Voltage




Figure 5. Pulsed Output Power versus Input Power




Figure 6. Pulsed Power Gain and Drain Efficiency versus Output Power




Figure 7. Pulsed Power Gain versus
Output Power




Figure 8. Pulsed Drain Efficiency versus
Output Power




Figure 9. Pulsed Power Gain and Drain Efficiency versus Output Power

MRFE6VP6300HR3 MRFE6VP6300HSR3



TYPICAL CHARACTERISTICS — TWO-TONE (1)





Figure 10. Intermodulation Distortion **Products versus Output Power**



Pout, OUTPUT POWER (WATTS) PEP Figure 12. Two-Tone Power Gain versus **Output Power**




Figure 11. Intermodulation Distortion **Products versus Two-Tone Spacing**





Figure 13. Third Order Intermodulation **Distortion versus Output Power**

1. The distortion products are referenced to one of the two tones and the peak envelope power (PEP) is 6 dB above the power in a single tone.




TYPICAL CHARACTERISTICS



MTTF calculator available at http://www.freescale.com/rf. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.

Figure 14. MTTF versus Junction Temperature — CW





 $\begin{array}{|c|c|c|c|c|} \hline V_{DD} = 50 \ Vdc, \ I_{DQ} = 100 \ mA, \ P_{out} = 300 \ W \ Peak \\ \hline \hline f & Z_{source} & Z_{load} \\ \hline MHz & \Omega & \Omega \\ \hline & 230 & 0.65 + j2.79 & 1.64 + j2.85 \\ \hline \end{array}$

 Z_{source} = Test circuit impedance as measured from gate to ground.

 $Z_{load} \quad = \quad \text{Test circuit impedance as measured from} \\ \quad \text{drain to ground.}$




Figure 15. Series Equivalent Source and Load Impedance



$V_{DD} = 5$	n Vdc	lna – 1	00 mA
יט – חחע	o vuc.	IDO = I	I UU IIIA

f MHz	Z _{source} Ω	Z _{load} Ω
10	36.0 + j128	12.0 + j8.80
25	20.0 + j64.0	12.4 + j6.40
50	16.0 + j41.6	11.6 + j14.4
100	8.00 + j24.8	9.00 + j9.80
200	3.00 + j12.8	7.20 + j6.40
300	1.52 + j7.92	6.00 + j5.00
400	1.08 + j5.04	4.20 + j4.00
500	1.04 + j3.16	3.32 + j2.72
600	0.88 + j1.76	2.72 + j1.68

^{1.} Simulated performance at 1 dB gain compression.

Z_{source} = Source impedance presented from gate to gate.

 Z_{load} = Load impedance presented from drain to drain.






Figure 16. Simulated Source and Load Impedances Optimized for IRL, Output Power and Drain Efficiency — Push-Pull



PACKAGE DIMENSIONS





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:		DOCUMENT NO): 98ASA10793D	REV: 0
NI 780-4	CASE NUMBER	R: 465M−01	27 MAR 2007	
		STANDARD: NO	N-JEDEC	



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION H IS MEASURED . 030 (0.762) AWAY FROM PACKAGE BODY.

STYLE 1:

PIN 1. DRAIN

2. DRAIN


3. GATE


4. GATE

5. SOURCE

	IN	CH	MIL	LIMETER			INCH	MI	LLIMETER	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	N MAX	
A	1.335	1.345	33.91	34.16	R	.365	.375	9.2	7 9.53	
В	.380	.390	9.65	9.91	S	.365	.375	9.2	7 9.52	
C	.125	.170	3.18	4.32	U		.040		1.02	
E	.035	.045	0.89	1.14	Z		.030		0.76	
F	.003	.006	0.08	0.15	AB	. 145	. 155	3. 6	8 3.94	
G	1. 100	DO BSC 2		27. 94 BSC						
Н	.057	.067	1.45	1.7	aaa	.005		.005 0.1		0.127
J	. 175	BSC	4.	44 BSC	bbb	.010			0.254	
K	.170	.210	4.32	5.33	ссс		.015 0.3		0.381	
M	.774	.786	19.61	20.02						
N	.772	.788	19.61	20.02						
Q	ø.118	ø.138	ø3	ø3.51						
© F	© FREESCALE SEMICONDUCTOR, INC. MECHANICAL OUTLINE PRINT				PRINT VERS	SION NO	OT TO SCALE			
TITL	=:				DOCUMENT NO: 98ASA10793D REV: 0				REV: 0	
		NI 780)-4		CASE NUMBER: 465M-01 27 MAR 2				27 MAR 2007	
STANDARD: NON-JEDEC										







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL	OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:		DOCUMENT NO): 98ASA10718D	REV: A
NI 780S-4		CASE NUMBER	: 465H-02	27 MAR 2007
		STANDARD: NO	N-JEDEC	



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DELETED
- 4. DIMENSION H IS MEASURED . 030 (0.762) AWAY FROM PACKAGE BODY.

STYLE 1:

PIN 1. DRAIN

2. DRAIN

3. GATE

4. GATE

5. SOURCE

	INCH		MILLIMETER				INCH		MILLIMETER	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	l	MAX
Α	.805	.815	20.45	20.7	U		.040			1.02
В	.380	.390	9.65	9.91	Z		.030			0.76
С	.125	.170	3.18	4.32	AB	. 145	. 155	3. 6	8 –	3. 94
Е	.035	.045	0.89	1.14						
F	.003	.006	0.08	0.15	aaa		.005		0.12	:7
Н	.057	.067	1.45	1.7	bbb		.010		0.25	54
J	. 175	BSC	4.	44 BSC	ссс		.015		0.38	31
K	.170	.210	4.32	5.33						
М	.774	.786	19.61	20.02						
N	.772	.788	19.61	20.02						
R	.365	.375	9.27	9.53						
S	.365	.375	9.27	9.52						
© I	FREESCALE SEN	MICONDUCTOR, S RESERVED.	INC.	MECHANICA	L OUT	LINE	PRINT VERS	SION NO	от то	SCALE
TITL	E:		•		DOCU	MENT NO): 98ASA10718	BD	REV:	Α
	1	NI 780	S-4		CASE	NUMBER	R: 465H-02		27 M	AR 2007
					STAN	DARD: NO	N-JEDEC			



PRODUCT DOCUMENTATION AND SOFTWARE

Refer to the following documents to aid your design process.

Application Notes

· AN1955: Thermal Measurement Methodology of RF Power Amplifiers

Engineering Bulletins

• EB212: Using Data Sheet Impedances for RF LDMOS Devices

Software

- Electromigration MTTF Calculator
- · RF High Power Model
- .s2p File

For Software, do a Part Number search at http://www.freescale.com, and select the "Part Number" link. Go to the Software & Tools tab on the part's Product Summary page to download the respective tool.

R5 TAPE AND REEL OPTION

NI-780-4=R5 Suffix = 50 Units, 56 mm Tape Width, 13 inch Reel. NI-780S-4=R5 Suffix = 50 Units, 32 mm Tape Width, 13 inch Reel.

The R5 tape and reel option for MRFE6VP6300H and MRFE6VP6300HS parts will be available for 2 years after release of MRFE6VP6300H and MRFE6VP6300HS. Freescale Semiconductor, Inc. reserves the right to limit the quantities that will be delivered in the R5 tape and reel option. At the end of the 2 year period customers who have purchased these devices in the R5 tape and reel option will be offered MRFE6VP6300H and MRFE6VP6300HS in the R3 tape and reel option.

REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description
0	Oct. 2010	Initial Release of Data Sheet
1	July 2011	 Corrected pin 4 label from RF_{out}/V_{GS} to RF_{in}/V_{GS}, Fig. 1, Pin Connections, p. 1 Changed Drain-Source voltage from -0.5, +125 to -0.5, +130 in Maximum Ratings table, p. 1 Added Total Device Dissipation to Maximum Ratings table, p. 1 Changed V_{(BR)DSS} Min value from 125 to 130 Vdc, Table 4, Off Characteristics, p. 2 Tightened V_{GS(th)} Min limit from 1.5 to 1.7 Vdc and Max limit from 3.0 to 2.7 Vdc as a result of process improvement, Table 4, On Characteristics, p. 2 Tightened V_{GS(Q)} Min limit from 1.7 to 2.0 Vdc and Max limit from 3.2 to 3.0 Vdc as a result of process improvement, Table 4, On Characteristics, p. 2
		 Added Load Mismatch table to Table 4. Electrical Characteristics, p. 2 MTTF end temperature on graph changed to match maximum operating junction temperature, Fig. 14, MTTF versus Junction Temperature, p. 7 Added Fig. 16, Simulated Source and Load Impedances Optimized for IRL, Output Power and Drain Efficiency — Push-Pull table, p. 9



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +46 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2011. All rights reserved.



Document Number: MRFE6VP6300H

Rev. 1, 7/2011