```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity plb2bus is
    generic
        C_SPLB_BASEADDR : std_logic_vector := x"FFFFFFFF";
        C_SPLB_HIGHADDR : std logic vector := x"00000000";
        C SPLB MID WIDTH : natural := 1;
        C SPLB NUM MASTERS : natural := 1;
        C AWIDTH : integer := 32;
        C DWIDTH : integer := 32;
        C FIFO DEPTH : natural := 1
    );
    port (
        splb_clk : in std logic;
        splb_rst : in std_logic;
        plb abus : in std_logic_vector(0 to C_AWIDTH-1);
        plb uabus : in std logic vector(0 to C AWIDTH-1);
        plb pavalid : in std logic;
        plb savalid : in std logic;
        plb rdprim : in std logic;
        plb wrprim : in std logic;
        plb masterid : in std logic vector(0 to C SPLB MID WIDTH-1);
        plb abort : in std logic;
        plb buslock : in std logic;
        plb rnw : in std logic;
        plb be : in std logic vector(0 to 3);
        plb msize : in std logic vector(0 to 1);
        plb size : in std logic vector(0 to 3);
        plb_type : in std_logic_vector(0 to 2);
        plb lockerr : in std logic;
        plb wrdbus : in std logic vector(0 to C DWIDTH-1);
        plb wrburst : in std logic;
        plb_rdburst : in std_logic;
        plb wrpendreq : in std logic;
        plb_rdpendreq : in std_logic;
        plb wrpendpri : in std logic vector(0 to 1);
        plb rdpendpri : in std logic vector(0 to 1);
        plb regpri : in std logic vector(0 to 1);
        plb tattribute : in std logic vector(0 to 15);
        sl addrack : out std logic;
        sl_ssize : out std_logic_vector(0 to 1);
        sl wait : out std logic;
        sl rearbitrate : out std logic;
        sl wrdack : out std logic;
        sl wrcomp : out std logic;
        sl_wrbterm : out std logic;
        sl rddbus : out std logic vector(0 to C DWIDTH-1);
        sl rdwdaddr : out std logic vector(0 to 3);
        sl rddack : out std logic;
        sl rdcomp : out std logic;
        sl_rdbterm : out std_logic;
        sl mbusy : out std logic vector(0 to C SPLB NUM MASTERS-1);
        sl_mwrerr : out std_logic_vector(0 to C_SPLB_NUM_MASTERS-1);
        sl mrderr : out std logic vector(0 to C SPLB NUM MASTERS-1);
        sl_mirq : out std_logic vector(0 to C SPLB NUM MASTERS-1);
        request out : out std logic;
        endreq_out : out std logic;
        data out : out std logic vector(C DWIDTH-1 downto 0);
        valid_out : out std_logic;
        accept_out : in std_logic;
        data in : in std logic vector(C DWIDTH-1 downto 0);
        valid_in : in std logic;
```

```
accept in : out std logic
    );
end plb2bus;
architecture rtl of plb2bus is
    constant SIZE BITS : natural := 5; -- equals dtl cmd block size'length in busmst.vhd
    function swapix(v:std_logic_vector) return std_logic_vector is
        variable s : std logic vector(v'reverse range);
    begin
        for i in 0 to v'length-1 loop s(v'high-i) := v(v'low+i); end loop;
        return s;
    end swapix;
    function addrbits(base, high : std logic vector) return natural is
        for i in base range loop
            if base(i)/=high(i) then
                if base'ascending then
                    return i;
                else
                    return base'left-i;
                end if;
            end if;
        end loop;
        return base'length;
    end addrbits;
    constant ADDR MATCH BITS : natural := addrbits(C SPLB BASEADDR,C SPLB HIGHADDR);
    signal clk, rstn, plb pavalid i : std logic;
    signal cmd_word, addr_word, data_word : std_logic_vector(data out'range);
    signal size : natural range 0 to 2**SIZE BITS-1;
    signal mask : std logic vector(plb be'length-1 downto 0);
    type state t is (NOP,CMD,ADDR,WRITE,WRITE LAST,READ,READ LAST);
    type reg t is record
        state : state t;
        addr : std logic vector(plb abus'range);
        size : natural range 0 to 2**SIZE BITS-1;
        rnw : std logic;
        mask : std logic vector(mask'range);
        beat : natural range 0 to 15;
        mid : std logic vector(plb masterid'range);
    end record;
    signal r, r in : reg t;
begin
    clk <= splb clk;
    rstn <= not splb rst;
    process(clk)
    begin
        if rising_edge(clk) then
            if rstn/='1' then
                r.state <= NOP;
            else
                r \ll r in;
            end if;
        end if;
    end process;
    process(r,plb abus,size,plb rnw,mask,plb masterid,plb pavalid i,plb abort,accept out,valid
        variable v : reg t;
```

begin

```
case r.state is
    when NOP =>
        v.addr := plb abus;
        v.size := size;
        v.rnw := plb_rnw;
        v.mask := mask;
        v.beat := 0;
        v.mid := plb masterid;
        if plb pavalid i='1' and plb abort='0' then
            v.state := CMD;
        end if;
    when CMD =>
        if accept out='1' then
            v.state := ADDR;
        end if:
    when ADDR =>
        if accept out='1' then
            if r.rnw='1' then
                 if r.size=0 then
                     v.state := READ LAST;
                     v.state := READ;
                 end if;
            else
                 if r.size=0 then
                     v.state := WRITE LAST;
                     v.state := WRITE;
                 end if;
            end if;
        end if;
    when WRITE =>
        if accept_out='1' then
            v.beat := r.beat+1;
            if v.beat=r.size then
                 v.state := WRITE LAST;
            end if;
        end if;
    when WRITE LAST =>
        if accept out='1' then
            v.state := NOP;
        end if;
    when READ =>
        if valid in='1' then
            v.beat := r.beat+1;
            if v.beat=r.size then
                 v.state := READ LAST;
            end if;
        end if;
    when READ LAST =>
        if valid in='1' then
            v.state := NOP;
        end if;
    end case;
    r in \ll v;
end process;
plb pavalid i <=</pre>
    plb_pavalid when plb_abus(0 to ADDR_MATCH_BITS-1)=C_SPLB_BASEADDR(0 to
    ADDR_MATCH_BITS-1) else
    '0';
cmd word <=</pre>
    r.rnw &
```

v := r;

```
(C DWIDTH-1-r.mask'length-SIZE BITS-1 downto 0=>'0') &
    r.mask &
    std logic vector(to_unsigned(r.size,SIZE_BITS));
size <=
    0 when plb size="0000" else
    3 when plb_size="0001" else
    7 when plb_size="0010" else
    15 when plb_size="0011" else
    to_integer(unsigned(plb_be)) when plb_size="1010" else
mask <=
    (others=>'0') when plb size="1010" else
    not swapix(plb be);
addr word <= swapix(r.addr(0 to C AWIDTH-3)) & "00";
data word <= swapix(plb wrdbus);</pre>
with r.state select
    sl addrack <=
        plb pavalid i when NOP,
        '0' when others;
sl_ssize <= "00";
sl wait <= plb pavalid i;
sl rearbitrate <= '0';</pre>
with r.state select
    sl_wrdack <= accept_out when WRITE | WRITE LAST, '0' when others;</pre>
with r.state select
    sl wrcomp <= accept out when WRITE LAST, '0' when others;
sl wrbterm <= '0';
with r.state select
    sl rddbus <= swapix(data in) when READ | READ LAST, (others=>'0') when others;
sl rdwdaddr <= std logic vector(to unsigned(r.beat,sl rdwdaddr'length));</pre>
sl rddack <= valid in;</pre>
with r.state select
    sl rdcomp <= valid in when READ LAST, '0' when others;
sl rdbterm <= '0';</pre>
process(r)
begin
    sl mbusy <= (others=>'0');
    if r.state /= NOP then
        for i in 0 to 2**C SPLB MID WIDTH-1 loop
            if i=to integer(unsigned(r.mid)) then
                 sl\ mbusy(i) <= '1';
            end if;
        end loop;
    end if;
end process;
sl mwrerr <= (others=>'0');
sl mrderr <= (others=>'0');
sl mirq <= (others=>'0');
with r.state select
    request_out <= '1' when CMD | ADDR | WRITE | WRITE_LAST, '0' when others;
with r.state select
    endreq out <=
        r.rnw when ADDR,
        '1' when WRITE LAST,
        '0' when others;
with r.state select
    data out <=
        cmd word when CMD,
        addr_word when ADDR,
        data_word when WRITE | WRITE LAST,
        (others=>'0') when others;
with r.state select
    valid out <=
```

```
'1' when CMD | ADDR | WRITE | WRITE LAST,
            '0' when others;
   with r.state select
        accept in <=
            '1' when READ | READ LAST,
            '0' when others;
--pragma translate_off
    assert C_DWIDTH=32 report "Unsupported data bus width" severity error;
    assert C DWIDTH>=1+C DWIDTH/8+SIZE BITS report "Packet width to small for command
   parameters" severity error;
    assert not (rising edge(clk) and plb pavalid i='1' and
        plb size/="0000" and plb size/="0001" and plb size/="0010" and plb size/="0011" and
        plb size/="1010")
        report "Unsupported PLB transfer size" severity error;
--pragma translate on
end rtl;
```