

NOTE: This schematic needs to be viewed in color.

Text in **BLUE** are not net names. They are labels to reference the v6X PAB pinout.

TABLE OF CONTENTS


PAGE	DESCRIPTION
1	COVER SHEET
2	BLOCK DIAGRAM
3	PIXHAWK AUTOPILOT BUS (PAB)
4	FMU MCU 1
5	FMU MCU 2
6	FMU MCU 3
7	SENSORS
8	POWER
9	MEMORY


REVISIONS				
Authority	Rev	Description	Date	Approved
ENGR	01	Initial Release	11/03/2022	DBS
ENGR	01	Delete C74, C90, C93 DCDC_DIG_1V0 0.1uF caps.	1/23/2023	DBS

NOTES, unless otherwise specified


- All Resistors 1%, 1/16 W
- All Capacitors are in micro Farads, +/- 10%, 50V

COVER SHEET

Title <b>FMUM-RT117X</b>			© 2022 NXP 6501 William Cannon Dr. West Austin, TX 78735-8598		
Size: <b>B</b>	Number: 725002	Rev: <b>01</b>	Author: Dugan Yoon		
Date: 1/23/23		Sheet 1 of 9		Checked: David Sidrane	
File: 01_cover.SchDoc					




This block diagram needs to be updated




## PIXHAWK AUTOPILOT BUS

### Connectors to BASE

Text in BLUE are not net names.  
They are labels to reference the v5X PAB pinout.





# PIXHAWK AUTOPILOT BUS (PAB)

Title <b><i>FMUM-RT117X</i></b>			© 2022 NXP 6501 William Cannon Dr. West Austin, TX 78735-8598		
Size: <b>B</b>	Number: <b>725002</b>	Rev: <b>01</b>	Author: <b>Dugan Yoon</b>		
Date: <b>1/23/23</b>		Sheet <b>3</b> of <b>9</b>	Checked: <b>David Sidrane</b>		
File: <b>03_PAB.SchDoc</b>					














# FMU MCU2


Title <b>FMUM-RT117X</b>			© 2022 NXP 6501 William Cannon Dr. West Austin, TX 78735-8598		
Size: <b>B</b>	Number: <b>725002</b>	Rev: <b>01</b>	Author: <b>Dugan Yoon</b>		
Date: <b>1/23/23</b>	Sheet <b>5</b> of <b>9</b>		Checked: <b>David Sidrane</b>		
File: <b>05_fm_u_mcu2.SchDoc</b>					






FUNCTION	FUSES
xSPI FLASH AUTO PROBE	BOOT_CFG1[0]
ENCRYPTED XIP (0 Disable)	BOOT_CFG1[1]
xSPI FLASH HOLD TIME	BOOT_CFG1[2]
	BOOT_CFG1[3]
Serial NOR boot via FlexSPI	BOOT_CFG1[4]
	BOOT_CFG1[5]
	BOOT_CFG1[6]
	BOOT_CFG1[7]
FLASH TYPE 010 - 1.8V HYPERFLASH	BOOT_CFG2[8]
	BOOT_CFG2[9]
	BOOT_CFG2[10]
Infinite-Loop (0 Disable)	BOOT_CFG2[11]





## FMU MCU3

Title <b><i>FMUM-RT117X</i></b>			© 2022 NXP 6501 William Cannon Dr. West Austin, TX 78735-8598		
Size: <b>B</b>	Number: 725002	Rev: 01	Author: Dugan Yoon		
Date: 1/23/23		Sheet 6 of 9	Checked: David Sidrane		
File: 06_fm_u_mcu3.SchDoc					









△ Not sure if SuperCap can be used on VDD\_SNVS\_IN, may not come up first.




# POWER

Title <b><i>FMUM-RT117X</i></b>			© 2022 NXP 6501 William Cannon Dr. West Austin, TX 78735-8598		
Size: <b>B</b>	Number: <b>725002</b>	Rev: <b>01</b>	Author: <b>Dugan Yoon</b>		
Date: <b>1/23/23</b>		Sheet <b>8</b> of <b>9</b>	Checked: <b>David Sidrane</b>		
File: <b>08_power.SchDoc</b>					





## MEMORY

Title <b>FMUM-RT117X</b>			© 2022 NXP 6501 William Cannon Dr. West Austin, TX 78735-8598		
Size: <b>B</b>	Number: <b>725002</b>	Rev: <b>01</b>	Author: <b>Dugan Yoon</b>		
Date: <b>1/23/23</b>	Sheet <b>9</b> of <b>9</b>		Checked: <b>David Sidrane</b>		
File: <b>09_memory.SchDoc</b>					