تكلیف 9 درس ریز پردازنده

آریا بنایی زاده 9431029

.1

الف)

تراشه انتخاب شده، تراشه IDT7134SA است.

پار امنر های زمانی AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE $^{(3,4)}$

		7134X20 Com'l Only		7134X25 Com'l & Military		7134X35 Com'l & Military			
Symbol	Parameter	Min. Max. Min. Max.		Max.	Min.	Max.	Unit		
READ CYCL	READ CYCLE								
trc	Read Cycle Time	20	_	25	_	35	_	ns	
taa	Address Access Time	_	20	_	25		35	ns	
tace	Chip Enable Access Time	_	20	_	25		35	ns	
taoe	Output Enable Access Time	_	15	_	15	_	20	ns	
tон	Output Hold from Address Change	0	_	0	_	0	_	ns	
tLZ	Output Low-Z Time ^(1,2)	0	_	0	_	0	_	ns	
tHZ	Output High-Z Time ^(1,2)	_	15	_	15	_	20	ns	
tpu	Chip Enable to Power Up Time ⁽²⁾	0		0	_	0	_	ns	
tpD	Chip Disable to Power Down Time ⁽²⁾	_	20	_	25	_	35	ns	

2720 tbl 09a

		7134X45 Com'l & Military		7134X55 Com'l, Ind & Military		7134X70 Com'l & Military		
Symbol	Parameter	Min. Max. Min.		Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	45	_	55	_	70	_	ns
taa	Address Access Time	_	45	_	55	_	70	ns
tace	Chip Enable Access Time	_	45	_	55	_	70	ns
taoe	Output Enable Access Time	_	25	_	30	_	40	ns
tон	Output Hold from Address Change	0	_	0	_	0	_	ns
tız	Output Low-Z Time ^(1,2)	5	_	5	_	5	_	ns
tHZ	Output High-Z Time ^(1,2)	_	20	_	25	_	30	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0	_	0	_	0	_	ns
tpD	Chip Disable to Power Down Time ⁽²⁾	_	45	_	50	_	50	ns

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE^(5,7)


		1	7134X20 Com'l Only		7134X25 Com'l & Military		7134X35 Com'l & Military	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYC	CLE	'	•				•	
twc	Write Cycle Time	20		25	_	35	_	ns
tew	Chip Enable to End-of-Write	15	_	20	_	30	_	ns
taw	Address Valid to End-of-Write	15	_	20	_	30	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	15	_	20	_	25	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	15	_	15	_	20	_	ns
tHZ	Output High-Z Time ^(1,2)		15	_	15	_	20	ns
tон	Data Hold Time ⁽³⁾	0	_	0	_	3	_	ns
twz	Write Enable to Output in High-Z ^(1,2)		15	_	15	_	20	ns
tow	Output Active from End-of-Write ^(1,2,3)	3	_	3	_	3	l —	ns
twdd	Write Pulse to Data Delay ⁽⁴⁾	<u> </u>	40	l —	50	_	60	ns
todo	Write Data Valid to Read Data Delay ^(4,6)		30	l —	30	<u> </u>	35	ns

2720 tbl 10a

		7134X45 Com'l & Military		7134X55 Com'l, Ind & Military		7134X70 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYC	ELE	•						
twc	Write Cycle Time	45	_	55	_	70		ns
tew	Chip Enable to End-of-Write	40	_	50	_	60	_	ns
taw	Address Valid to End-of-Write	40	_	50	_	60	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	40	_	50	_	60	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	20	_	25	_	30	_	ns
tHZ	Output High-Z Time ^(1,2)	_	20		25	_	30	ns
tон	Data Hold Time ⁽³⁾	3	_	3	_	3	_	ns
twz	Write Enable to Output in High-Z ^(1,2)	_	20	_	25	_	30	ns
tow	Output Active from End-of-Write ^(1,2,3)	3	_	3	_	3		ns
twdd	Write Pulse to Data Delay ⁽⁴⁾	_	70		80	_	90	ns
todo	Write Data Valid to Read Data Delay ^(4,6)		45		55		70	ns

2720 thl 10h


TIMING WAVEFORM OF WRITE WITH PORT - TO - PORT READ(2,3)




NOTES:

- Write cycle parameters should be adhered to, in order to ensure proper writing.
 \overline{CEL} = \overline{CER} = VIL. \overline{OE}^*B^* = VIL.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/\overline{W} CONTROLLED TIMING $^{(1,5,8)}$




TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2,4)



NOTES:


- Timing depends on which signal is asserted last, OE or CE.
 Timing depends on which signal is de-asserted first, OE or CE.
 R/W = VIH.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1,3)



NOTES:

- Timing depends on which signal is asserted last, OE or CE.
 Timing depends on which signal is de-asserted first, OE or CE.
 R/W = VIH.
- 4. Start of valid data depends on which timing becomes effective, tage, tage or tag
- 5. taa for RAM Address Access and tsaa for Semaphore Address Access.



با توجه به شکل بالا مدار را میبندیم (همچنین فایل شبیه سازی در پیوست قرار دارد)

توجه شود که قطعه 4 کیلوبایتی در هیچ یک از کتابخانه های (در اینترنت و در خود پروتئوس یافت نشد) بنابراین در شکل بالا به جای sram های 4 کیلوبایتی از 2 sram کیلوبایتی استفاده نمودیم اما کلیت شکل با حالت مورد نظر تفاوتی ندارد صرفا اگر قطعا 4 کیلوبایتی را جایگزین کنیم، پایه های A11 را در امتداد پایه های قبل و به PD4 وصل میکنیم.

ج)

با توجه به شکل دیکودر سه به هشت مناسب است

(2

READ

; Read Data from Address 0700, SRAM with 20ns tAVQV (Address Access time), Result in R0

LDI R16, 0; Address: Low Byte

LDI R17, 7; Address: High Byte

CALL MemRead

MemRead:

LDI R18, FFH

OUT DDRC, R18; PORTC is Output

OUT DDRD, R18; PORTD is Output

LDI R18, 00H

OUT DDRA, R18; PORTA is Input

OUT PORTC, R16

ANDI R17, 3FH; SRAM #1 Enabled; decoder number should be zero

ORI R17, 0; Read Enabled

OUT PORTD, R17

NOP; 1NOP=1Clock=62.5ns>tAVQV=20ns

IN RO, PINA

RET

WRITE

; Write Data to Address 1FFFH, SRAM with 20ns tWLWH (Write Pulse width), ; 12ns tDVWH (Data Valid To End of Write), and 0ns tWHDX (Data Hold Time), Data in R20

LDI R16, 0; Address: Low Byte

LDI R17, 40H; Address: High Byte; 01000000 00000000; 5th sram address

LDI R20, 60H

CALL MemWrite

MemWrite:

LDI R18, FFH

OUT DDRC, R18; PORTC is Output

OUT DDRD, R18; PORTD is Output

OUT DDRA, R18; PORTA is Output

OUT DDRB, R18; PORTB is Output

OUT PORTA, R20; data

OUT PORTC, R16

ANDI R17, 3FH; ; SRAM #1 Enabled; SRAM #2 Disabled,

ORI R17, A0H; ; Output Disabled, Write Pin=0; OUT PORTB, R17; A0

NOP; 1NOP=1Clock=62.5ns> tWLWH=20ns

SBI PORTB, 0; Write Pin=1

NOP; 1NO;1Clock=62.5ns> tDVWH=12ns

We به پورت b متصل شده است با توجه به شکل آدرس 4000 شکل در واقع آدرس صفر sram پنجم است بنابراین در برنامه تنظیمات را به این حالت قرار میدهیم(عدد دیکودر باید 4 شود)

2. حافظه ی برنامه این خانواده عموما از جنس فاش و حافظه رم آن ها SRAM می باشد. در جدول زیر حجم حافظه ها را بر اساس هر کدام از این ریزپردازنده ها می بینیم.

Mouser Part #	Series	Core	Program Memory Size	Data RAM Size
511-STM32F303VBT6TR	STM32F3	ARM Cortex M4	128 kB	32 kB
511-STM32F051C8T6TR	STM32F0	ARM Cortex M0	64 kB	8 kB
511-STM32F301C8T6	STM32F3	ARM Cortex M4	64 kB	16 kB
511-STM32F303RBT7	STM32F3	ARM Cortex M4	128 kB	32 kB
511-STM32F439BIT6	STM32F4	ARM Cortex M4	2 MB	256 kB
511-STM32F437ZIT7	STM32F4	ARM Cortex M4	2 MB	256 kB
511-STM32F301R6T6	STM32F3	ARM Cortex M4	32 kB	16 kB
511-STM32F765VGT7	STM32F7	ARM Cortex M7	1 MB	512 kB
511-STM32F215VGT7	STM32F2	ARM Cortex M3	1 MB	128 kB
511-STM32F070C6T6TR	STM32F0	ARM Cortex M0	32 kB	6 kB
511-STM32F103ZEH7TR	STM32F1	ARM Cortex M3	512 kB	64 kB
511-STM32F071CBT7TR	STM32F0	ARM Cortex M0	128 kB	16 kB
511-STM32F100RDT7B	STM32F1	ARM Cortex M3	384 kB	32 kB
511-STM32F745VEH6TR	STM32F7	ARM Cortex M7	512 kB	320 kB
511-STM32F437AIH6TR	STM32F4	ARM Cortex M4	2 MB	256 kB