NUMBER SYSTEMS & LOGIC GATES

1. Introduction to Number Systems & Radix Inter-conversions

A number system defines how arithmetic values are represented using digits or symbols. The foundational parameter of any positional number system is its **Radix (Base)**, which represents the total number of unique digits (including zero) utilized in that system.

Core Number Systems Summary

- **Binary (Base-2):** Digits: `{0, 1}`. Used natively by digital electronic systems.
- **Octal (Base-8):** Digits: `{0, 1, 2, 3, 4, 5, 6, 7}`. Compact representation for binary data.
- **Decimal (Base-10):** Digits: `{0, 1, 2, 3, 4, 5, 6, 7, 8, 9}`. Human standard arithmetic system.
- **Hexadecimal (Base-16):** Digits: `{0-9, A(10), B(11), C(12), D(13), E(14), F(15)}`. Used for memory addressing and low-level programming.

Radix Inter-Conversion Rules & Solved Examples

A. Decimal to Any Base (r) Conversion

- **Rule for Integer Part:** Successively divide the decimal number by the target radix r, noting the remainders from bottom to top (MSB to LSB).
- **Rule for Fractional Part:** Successively multiply the fractional part by r, taking the integer carry from top to bottom.
- **Solved Example:** Convert (52)10 to Binary (r=2).
    - 52÷2=26 (Remainder: 0)
    - 26÷2=13 (Remainder: 0)
    - 13÷2=6 (Remainder: 1)
    - 6÷2=3 (Remainder: 0)
    - 3÷2=1 (Remainder: 1)
    - 1÷2=0 (Remainder: 1)
    - **Result:** (52)10=(110100)2

B. Any Base to Decimal Conversion

- **Rule:** Multiply each digit by its positional weight (rn, where n is the integer position index starting from 0 for the rightmost integer digit) and sum them up.
- **Solved Example:** Convert (110100)2 to Decimal.
    - =(1×25)+(1×24)+(0×23)+(1×22)+(0×21)+(0×20)
    - =32+16+0+4+0+0=(52)10

2. Radix Complements & Diminished Radix Complements

Complements are used in digital systems to simplify subtraction operations and represent negative binary numbers. For a base-r system with n digits:

A. (r−1)'s Complement (Diminished Radix Complement)

- **Definition:** Obtained by subtracting each digit of the number from (r−1).
- **Binary 1's Complement Rule:** Invert all bits (change `0` to `1` and `1` to `0`).
- **Solved Example:** Find 1's complement of (101100)2.
    - Inverting bits gives: **`010011`**.

B. r's Complement (Radix Complement)

- **Definition:** Obtained by adding `1` to the LSB of the (r−1)'s complement:
  r's Complement=[(r−1)'s Complement]+1
- **Binary 2's Complement Rule:** Take the 1's complement and add `1` to the result.
- **Solved Example:** Find 2's complement of (101100)2.
    - 1's Complement: `010011`
    - Add `1`: `010011 + 1 = 010100`
    - **Result: `010100`**

3. Basic Theorems & Postulates of Boolean Algebra

Boolean algebra provides the mathematical framework for analyzing and designing digital logic circuits. Let A,B,C be binary variables (0 or 1).

- **Identity Laws:** $A+0=A$, $A \cdot 1=A$
- **Null (Domination) Laws:** $A+1=1$, $A \cdot 0=0$
- **Idempotent Laws:** $A+A=A$, $A \cdot A=A$
- **Complementarity Laws:** $A+\bar{A}=1$, $A \cdot \bar{A}=0$
- **Involution Law:** $\bar{\bar{A}}=A$
- **Commutative Laws:** $A+B=B+A$, $A \cdot B=B \cdot A$
- **Associative Laws:** $A+(B+C)=(A+B)+C$, $A \cdot (B \cdot C)=(A \cdot B) \cdot C$
- **Distributive Laws:** $A \cdot (B+C)=AB+AC$, $A+(B \cdot C)=(A+B)(A+C)$
- **Absorption Laws:** $A+AB=A$, $A(A+B)=A$
- **De Morgan's Laws:**
    1. $A+B=\bar{A} \cdot \bar{B}$
    2. $A \cdot B=\bar{A}+\bar{B}$

4. Boolean Function Minimization

Minimization reduces the number of logic gates and literals in a Boolean expression, lowering hardware cost and propagation delay.

Step-by-Step Algebraic Minimization Example:

Problem: Minimize the Boolean function: $F=AB\bar{C}+AB\bar{C}+ABC+A\bar{B}\bar{C}$

- **Step 1 (Factorize common terms):** Group terms to isolate components: $F=AC(B+\bar{B})+AC(B+\bar{B})$ ... wait, let's use direct pairing: $F=AB(C+\bar{C})+AB\bar{C}+ABC$
- **Step 2 (Apply Complementarity $C+\bar{C}=1$):** $F=AB(1)+AB\bar{C}+ABC=AB+AB\bar{C}+ABC$
- **Step 3 (Factorize A from last two terms):** $F=AB+A(B\bar{C}+BC)$
- **Step 4 (Apply Complementarity inside parenthesis $B\bar{C}+BC=B(C+\bar{C})=B$):** $F=AB+AB$
- **Step 5 (Apply Distributive/Complement Law):** $F=A(B+B)=A(1)=A$
- **Final Minimized Expression: $F=A$**

5. Karnaugh Map (K-Map) Minimization

A Karnaugh Map is a graphical grid method used to simplify Boolean expressions systematically without tedious algebraic manipulation.

K-Map Grouping Rules:

1. Group sizes must be powers of 2 (1,2,4,8,16).
2. Groups should be as large as possible.
3. Wrapping around edges (toroidal folding) and overlapping groups are permitted.
4. Redundant groups must be eliminated to achieve minimal Sum of Products (SOP).

Solved Example (3-Variable K-Map):

Minimize the SOP function: $F(A,B,C)=\sum m(0,2,4,5,6)$

- **K-Map Grid Layout (BC vs A):**

A\BC	**00**	**01**	**11**	**10**
0	**1** (m0)	0 (m1)	0 (m3)	**1** (m2)
1	**1** (m4)	**1** (m5)	0 (m7)	**1** (m6)

- **Forming Groups:**
  - **Group 1 (Quad of corners/edges - cells 0,2,4,6):** Column C=0 is constant → term is $\mathbf{C^-}$.
  - **Group 2 (Pair of cells 4,5):** Row A=1 and column B=0 constant (B^-) → term is $\mathbf{AB^-}$.
- **Final Minimized Expression:** $F=C^-+AB^-$

6. Combinational Circuits and Their Analysis

- **Definition:** Combinational circuits are digital logic configurations where outputs at any instant depend solely on the current combination of input variables. They incorporate no memory elements or feedback loops.
- **Systematic Analysis Procedure:**
  1. **Identify Gates & Labels:** Label all gate outputs with intermediate Boolean expressions in terms of primary inputs.
  2. **Derive Output Functions:** Trace forward from inputs to outputs to write the complete Boolean equations for each output line.
  3. **Construct Truth Table:** Evaluate output equations for all 2n input combinations to build a complete truth table.
  4. **Determine Functionality:** Analyze the truth table to classify the circuit's purpose (e.g., Adder, MUX, Decoder).

7. Universal Gates (NAND and NOR)

Universal gates are specialized logic gates that can implement any Boolean function or basic gate configuration (AND, OR, NOT) independently without requiring other gate types.

A. NAND Gate

- **Definition:** A digital gate performing inverted AND operation. Output is LOW (1) only when all inputs are HIGH.
- **Symbol & Expression:** $Y=A \cdot B$

B. NOR Gate

- **Definition:** A digital gate performing inverted OR operation. Output is HIGH (1) only when all inputs are LOW.
- **Symbol & Expression:** $Y=A+B$

8. Realization of Primary Gates using Universal Gates Only

Realizing Basic Gates using NAND Gates Exclusively:

1. **NOT Gate from NAND:**
    - **Connection:** Short-circuit both inputs of a 2-input NAND gate to a single input variable A.
    - **Equation:** $A \cdot A=\bar{A}$
    - **ASCII Diagram:**
    - Plaintext

```
A -----+-----\
       |     [ NAND ] ----> Output: A'
       +-----/
```

    -
    -
2. **AND Gate from NAND:**
    - **Connection:** Pass the output of a standard NAND gate through a single-input NAND (NOT) gate.
    - **Equation:** $A \cdot B=A \cdot B$
    - **ASCII Diagram:**
    - Plaintext

```
A -----\
       [ NAND ] ---+-----\
B -----/           |     [ NAND ] ----> Output: A · B
                   +-----/
```

    -
    -
3. **OR Gate from NAND:**
    - **Connection:** Invert inputs individually using NAND gates, then feed them into a final NAND gate (applying De Morgan's Law: $\bar{A} \cdot \bar{B}=A+B$).
    - **Equation:** $\bar{A} \cdot \bar{B}=A+B$
    - **ASCII Diagram:**
    - Plaintext

```
A ----- [ NAND (NOT) ] ----\
                           [ NAND ] ----> Output: A + B
B ----- [ NAND (NOT) ] ----/
```

COMBINATIONAL LOGIC CIRCUITS & MEMORY ELEMENTS

1. Binary Adder and Subtractor Circuits

Arithmetic circuits form the computational core of digital processors. They manipulate binary data using combinational logic gates.

A. Binary Adders

- **Half Adder:** A combinational circuit that adds two single-bit binary variables (A and B) and produces two outputs: **Sum** and **Carry**.
    - **Boolean Equations:**
    - $Sum = A \oplus B$
    - $Carry = A \cdot B$
    - **Truth Table:**

A	B	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

- **Full Adder:** A combinational circuit that adds three single-bit binary variables (A, B, and an input carry C_{in}) to handle multi-bit addition.
    - **Boolean Equations:**
    - $Sum = A \oplus B \oplus C_{in}$
    - $Carry = AB + BC_{in} + AC_{in}$

B. Binary Subtractors

- **Half Subtractor:** A combinational circuit that subtracts two single-bit values (A and B) and generates **Difference** and **Borrow** outputs.
    - **Boolean Equations:**
    - $Difference = A \oplus B$
    - $Borrow = \bar{A} \cdot B$

- **Full Subtractor:** A circuit that subtracts three bits (Minuend A, Subtrahend B, and previous Borrow-in B_{in}).
    - **Boolean Equations:**
    - $Difference = A \oplus B \oplus B_{in}$
    - $Borrow = \bar{A}B + (\overline{A \oplus B})B_{in}$

2. Magnitude Comparator

- **Definition:** A magnitude comparator is a combinational circuit that compares two binary numbers (A and B) to determine their relative quantitative relationship.
- **Outputs:** It provides three binary status outputs indicating:
    1. $A > B$
    2. $A = B$
    3. $A < B$
- **Logic for 1-bit Equality:** $E = \bar{A}\bar{B} + AB = \overline{A \oplus B}$

3. Decoders and Encoders

A. Decoder

- **Definition:** A decoder is a combinational circuit that converts an n-bit binary input code into up to 2^n unique discrete output lines. Only one output line is activated for each unique input combination.
- **Example (2-to-4 Decoder):**
    - **Truth Table:**

A	B	Y3	Y2	Y1	Y0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

B. Encoder

- **Definition:** An encoder performs the inverse operation of a decoder, converting 2^n input lines into an n-bit binary output code corresponding to the active input line.

4. Multiplexer (MUX) and Demultiplexer (DEMUX)

A. Multiplexer (MUX)

- **Definition:** A multiplexer is a "Many-to-One" combinational switch that selects binary information from one of many input lines and routes it to a single output line based on control **Select lines**.
- **4-to-1 MUX Boolean Expression:**

$$Y = \bar{S}_1\bar{S}_0D_0 + \bar{S}_1S_0D_1 + S_1\bar{S}_0D_2 + S_1S_0D_3$$

B. Demultiplexer (DEMUX)

- **Definition:** A demultiplexer is a "One-to-Many" circuit that takes data from a single input line and distributes it to one of 2^n output lines determined by select line configurations.

5. Realization of Switching Expressions

Any arbitrary Boolean switching function can be implemented systematically using standard combinational components without traditional gate networks:

- **Using Decoders:** Decoder outputs generate all possible minterms for the input variables. By connecting the specific minterm output lines corresponding to the function's truth table into an **OR gate**, any Sum-of-Products (SOP) expression is realized directly.
- **Using Multiplexers:** An n-variable Boolean function can be implemented using a 2^{n-1}-to-1 or 2^n-to-1 multiplexer by tying the function variables to the select lines and hardwiring the data inputs (D_0 to D_k) to logic 0, 1, or the remaining literal variables.

6. Programmable Logic Devices (PLDs)

- **Definition:** PLDs are integrated circuits containing internal logic gate arrays whose wiring paths can be configured ("programmed") by the user to implement custom combinational and sequential logic functions.
- **Main Architectures:**
  - **PLA (Programmable Logic Array):** Features both a programmable **AND array** and a programmable **OR array**, offering maximum flexibility.
  - **PAL (Programmable Array Logic):** Features a programmable **AND array** followed by a **fixed OR array**, providing simpler structure and higher performance.

7. Tri-State Logic

- **Definition:** Tri-state logic gates introduce a third operational state alongside standard logic HIGH (1) and LOW (0): the **High-Impedance (High-Z / Disconnected)** state.
- **Purpose:** By placing an output in a High-Z state, multiple device outputs can be tied directly to a single shared wire (**Data Bus**) without causing electrical shorts or data contention, as only one device drives the bus at any given time.

8. Memory Elements

- **Definition:** While pure combinational circuits have outputs dependent solely on present inputs, memory elements introduce storage capability via feedback paths.
- **Fundamental Devices:**
  - **Latches:** Asynchronous, level-triggered storage elements capable of holding 1 bit of binary data.
  - **Flip-Flops:** Synchronous, edge-triggered storage elements governed by clock signals, serving as the foundational building blocks for registers, counters, and sequential state machines.

SEQUENTIAL LOGIC CIRCUITS

1. Fundamentals of Sequential Circuits

Unlike **combinational circuits**—whose outputs depend exclusively on the present combination of input variables at any given instant—**sequential circuits** are digital systems where the output depends on both the **current inputs** and the **history of past inputs (previous states)**.

Architectural Core

- **Memory Elements:** Sequential circuits incorporate memory elements (such as latches or flip-flops) capable of storing binary information (0 or 1).
- **Feedback Loops:** The defining characteristic of sequential architecture is the presence of feedback paths, where a portion of the output is routed back as an input to the logic gates.
- **Classification:**
    - **Synchronous Sequential Circuits:** State changes occur at discrete, synchronized intervals dictated by a global clock signal (edge-triggered).
    - **Asynchronous Sequential Circuits:** State changes can occur at any time in response to changes in input signals, driven directly by continuous propagation delays rather than a master clock.

2. Latches vs. Flip-Flops

A. Latches

- **Definition:** Latches are asynchronous memory devices that are **level-triggered**.
- **Behavior:** As long as the enable or control signal remains active (HIGH or LOW level), the output continuously mirrors changes in the inputs. They lack clock edge sensitivity.

B. Flip-Flops

- **Definition:** Flip-flops are synchronous memory devices that are **edge-triggered**.
- **Behavior:** The output changes *only* during the active transition of a clock pulse (either the rising edge from 0→1 or the falling edge from 1→0). They serve as the foundational building blocks for registers, counters, and synchronous control units.

3. Comprehensive Breakdown of Flip-Flops

Every flip-flop is defined by its **Characteristic Table**, **Characteristic Equation**, and **Excitation Table** (which specifies what inputs are required to transition from a present state Q to a next state Qnext).

1. SR Flip-Flop (Set-Reset)

- **Characteristic Equation:** $Q_{next}=S+\bar{R}Q$ (Constraint: SR=0)
- **Characteristic Table:**

S	R	Present State (Q)	Next State (Qnext)	Description

0	0	0	0	No Change
0	0	1	1	No Change
0	1	0	0	Reset (0)
0	1	1	0	Reset (0)
1	0	0	1	Set (1)
1	0	1	1	Set (1)
1	1	X	*Invalid*	Forbidden

- **Excitation Table:**

Q	Qnext	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

2. JK Flip-Flop (Universal Flip-Flop)

- **Characteristic Equation:** $Qnext = JQ^{-} + K^{-}Q$
- **Characteristic Table:**

J	K	Present State (Q)	Next State (Qnext)	Description
0	0	0	0	No Change
0	0	1	1	No Change
0	1	0	0	Reset
0	1	1	0	Reset
1	0	0	1	Set
1	0	1	1	Set
1	1	0	1	Toggle
1	1	1	0	Toggle

- **Excitation Table:**

Q	Qnext	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

3. D Flip-Flop (Data / Delay)

- **Characteristic Equation:** $Q_{next}=D$
- **Characteristic Table:**

D	Present State (Q)	Next State (Qnext)
0	0	0
0	1	0
1	0	1
1	1	1

- **Excitation Table:**

Q	Qnext	D
0	0	0
0	1	1
1	0	0
1	1	1

4. T Flip-Flop (Toggle)

- **Characteristic Equation:** $Q_{next}=T \oplus Q=TQ^{-}+T^{-}Q$
- **Characteristic Table:**

T	Present State (Q)	Next State (Qnext)

0	0	0
0	1	1
1	0	1
1	1	0

- **Excitation Table:**

Q	Qnext	T
0	0	0
0	1	1
1	0	1
1	1	0

4. Analysis of Clocked Sequential Circuits

Analysis refers to the technical process of taking an existing sequential logic schematic and determining its operational characteristics, state transitions, and output functions.

Rigorous Analysis Procedure:

1. **Derive Input Equations:** Inspect the circuit schematic to write Boolean expressions for every flip-flop input (D,J,K,S,R,T) in terms of external inputs and present state outputs (Q).
2. **Derive State Equations:** Substitute the input equations into the respective flip-flop characteristic equations to obtain the next-state equations (Qnext=f(Inputs,PresentStates)).
3. **Construct the State Table:** Create a master table listing all combinations of present states and external inputs, evaluating the resulting next states and circuit outputs for each row.
4. **Draw the State Diagram:** Graphically map the states as labeled circles, with directed edges showing transitions driven by external inputs.

5. State Reduction and State Assignment

A. State Reduction

When designing state machines, functional equivalence can lead to redundant states (states that produce identical outputs and follow identical transitions for all input sequences).

- **Objective:** Eliminate redundant states using partition techniques or implication tables to minimize the required flip-flop count and logic gate overhead.

B. State Assignment

Once states are minimized, symbolic states (e.g., S0,S1,S2) must be mapped to unique binary bit combinations.

- **Significance:** Poor assignment increases combinational logic complexity, while optimal assignment (often utilizing **Gray Code** sequencing) minimizes adjacent state variable transitions, reducing glitching and power consumption.

6. Design of Synchronous Sequential Circuits

The systematic engineering methodology to design synchronous state machines from scratch comprises six strict phases:

1. **Specification & Word Description:** Translate verbal problem statements into concrete behavioral requirements.
2. **State Diagram:** Formulate a visual model capturing all states, transitions, and output conditions.
3. **State Table:** Convert the state diagram into a tabular format detailing Present State, Input, Next State, and Output.
4. **State Assignment:** Assign unique binary codes to every symbolic state.
5. **Flip-Flop Input Selection & Excitation Tables:** Choose the target flip-flop type (e.g., D or JK) and use excitation tables to find required input values for every transition.
6. **K-Map Minimization & Circuit Implementation:** Simplify expressions for flip-flop inputs using Karnaugh Maps and draw the finalized schematic diagram.

7. Shift Registers

A shift register is a cascading chain of flip-flops sharing a common clock pulse, engineered to store and transfer binary data sequentially or in parallel.


Classifications based on Data Movement:

1. **SISO (Serial-In, Serial-Out):** Data enters one bit at a time and emerges serially after N clock cycles.
2. **SIPO (Serial-In, Parallel-Out):** Data enters serially bit-by-bit, but all stored bits are retrieved simultaneously via parallel output lines.
3. **PISO (Parallel-In, Serial-Out):** Data is loaded simultaneously across all parallel lines, then shifted out serially.
4. **PIPO (Parallel-In, Parallel-Out):** Data is entered simultaneously and read out instantaneously in parallel.

ASCII Block Diagram of a 4-Bit SISO Shift Register:

Plaintext

```
 Clock Pulse ----> [ FF3 ] ---> [ FF2 ] ---> [ FF1 ] ---> [ FF0 ] ---> Serial Output
```



8. Ripple Counters (Asynchronous Counters)

- **Architecture:** In a ripple counter, the external clock pulse is applied *only* to the first flip-flop. The output (Q or Q^{-}) of each preceding stage acts as the clock trigger for the subsequent stage.
- **Operational Drawback:** Because clock triggers propagate sequentially from stage to stage like water ripples, a cumulative **propagation delay** occurs. For large bit-widths, high-frequency operations suffer from severe timing skew and potential decoding errors.

9. Synchronous Counters

- **Architecture:** Unlike ripple counters, synchronous counters distribute a **common master clock pulse simultaneously** to the clock inputs of all flip-flops in the array.
- **Performance Advantage:** Because all flip-flops transition states at the exact same instant, cumulative propagation delay is eliminated. This makes synchronous counters exceptionally fast, robust, and reliable for high-speed arithmetic and digital control systems.

DIGITAL INTEGRATED CIRCUITS & LOGIC FAMILIES

1. Introduction to Digital Integrated Circuits (ICs)

A **Digital Integrated Circuit (IC)** is a microelectronic semiconductor device in which thousands to millions of active components (transistors, diodes) and passive components (resistors, capacitors) are fabricated together on a single silicon crystal substrate (chip).

Advantages of Digital ICs:

- **Miniaturization:** Dramatically smaller physical footprint compared to discrete circuit boards.
- **Reliability:** Reduced interconnections minimize wiring faults and solder joint failures.
- **Low Cost & Power:** Mass production lowers unit costs, while micro-scale geometry significantly reduces operating power requirements.

2. Key Characteristics of Digital ICs

The performance, efficiency, and operational limits of digital ICs are evaluated using several standardized electrical characteristics:

1. **Propagation Delay (t_{pd}):**
    - The time interval required for a signal change at the input to result in a corresponding change at the output. It measures circuit speed.
2. **Power Dissipation (P_D):**
    - The amount of electrical power consumed by the IC from the power supply during operation (measured in milliwatts, mW). Lower power dissipation is critical for thermal management and battery life.
3. **Fan-Out:**
    - The maximum number of standard digital inputs that a single logic gate output can drive simultaneously without degrading its voltage levels or timing specifications.
4. **Noise Margin (NM):**

    - The maximum amount of external electrical noise voltage that a gate can tolerate on its input without causing an unintended change in its output state. It ensures signal integrity.
5. **Figure of Merit (FOM):**
    - The product of Propagation Delay and Power Dissipation ($FOM = t_{pd} \times P_D$), measured in picojoules (pJ). A lower Figure of Merit represents a superior technology combining high speed with low power.

3. Overview of Logic Families

A **Logic Family** refers to a group of electronic gates designed using a specific semiconductor technology, sharing common supply voltages, logic levels, and manufacturing processes.

A. RTL (Resistor-Transistor Logic)

- **Structure:** Constructed using resistors for input logic and Bipolar Junction Transistors (BJTs) for amplification and inversion.
- **Characteristics:** Historically significant as one of the earliest logic families. It suffers from slow switching speeds, high power consumption, and low fan-out. It is now obsolete.

B. DTL (Diode-Transistor Logic)

- **Structure:** Utilizes diodes for the input AND logic function followed by a BJT amplifier/inverter stage.
- **Characteristics:** Improved noise margin and fan-out compared to RTL, but switching speed remained moderate due to charge storage delays in diodes.

C. TTL (Transistor-Transistor Logic)

- **Structure:** Replaces input diodes with **multi-emitter transistors**, coupled with standard BJTs. It operates typically on a standard $+ 5V$ power supply.
- **Characteristics:** Offers an optimal balance of high speed, good fan-out, and low cost. It dominated digital computing design for decades.

D. ECL (Emitter-Coupled Logic)

- **Structure:** Employs BJTs operated in the **non-saturated region** (current-steering logic), preventing transistor storage delay.
- **Characteristics: The fastest logic family** available, making it ideal for high-speed supercomputers and telecommunication infrastructure. However, its major drawback is **very high power dissipation**.

E. MOS & CMOS Circuits

- **MOS (Metal-Oxide-Semiconductor):** Uses MOSFETs (NMOS or PMOS) configured as switches. Offers high packing density but slower operational speeds.
- **CMOS (Complementary MOS):** Combines both NMOS and PMOS transistors in a complementary push-pull arrangement.
    - **Significance:** CMOS is the **ubiquitous industry standard** today. When idle, a CMOS circuit draws near-zero static power, provides exceptional noise margins, and allows massive VLSI integration.

4. Comprehensive Comparison Table of Logic Families

Parameter	RTL	DTL	TTL	ECL	CMOS
Primary Active Device	Resistor / BJT	Diode / BJT	Multi-Emitter BJT	BJT (Non-saturated)	**MOSFET (NMOS/PMOS)**
Propagation Delay	Slow ($\approx 12ns$)	Moderate ($\approx 30ns$)	Fast ($\approx 10ns$)	**Very Fast** ($\approx 1 - 2ns$)	Moderate to Fast ($\approx 2 - 10ns$)
Power Dissipation	High ($\approx 12mW$)	Medium ($\approx 10mW$)	High ($\approx 10 - 20mW$)	**Very High** ($\approx 25 - 50mW$)	**Near Zero (Static)** / Moderate (Dynamic)
Fan-Out	Low (≈ 5)	Medium (≈ 8)	High (≈ 10)	High (≈ 25)	**Very High** ($\approx 50 +$)
Noise Margin	Poor ($\approx 0.2V$)	Fair ($\approx 0.4V$)	Good ($\approx 0.4V$)	Good ($\approx 0.25V$)	**Excellent** ($\approx 40\%$ of V_{DD})
Supply Voltage	$3V$	$5V$	$5V$	$-5.2V$	**Wide Range** ($3V$ to $15V$)