ECE2031 In-Class Exam Summer 2011

ANSWER SHEET

Name	Se	ection S	tudent	No		
Closed Books, Closed Notes, N	No computers or ca	lculators.				
Having read the Georgia Instit responsibility as a member of t addition, I understand my optic	he Georgia Tech C	Community to uphold	the Hor	or Code at all times. In		
Solution						
(Signature)		200	(Date)			
CIRCLE YOUR SELECTED	ANSWERS OR FI	LL IN AS NEEDED				
1. a b c (d) e	(5 pts)					
2. a b c d	(5 pts)	A	_	2		
3. (a) b c d	(5 pts)	BC	0	1		
4. (a) b c d e	(5 pts)	00	0			
5. a b c d e	(5 pts)	00				
6. a b c d	(5 pts)	01	1	1		
7. a b c d e	(5 pts)			<u> </u>		
8. a (b) c d e	(5 pts)	11	0	0		
9. a b (c) d e	(10 pts)					
10. a b © d	(5 pts)	10	0	(
11. a b c d	(5 pts)		Fil	Fill in the Karnaugh map with ones and zeroes. It is		
12. a b c d e	(10 pts)					
13. a b c d	(5 pts)		not necessary to circle			
14. a (b) c d	(5 pts)			prime implicants or determine the		
15. Fill in at right	(10 pts)		cor	responding equation		
16./a) b	(5 pts)		19.55	(but you may do so if it		
17. a (b) c d e	(5 pts)		helps with problem 16).			

ECE2031 In-Class Exam

Summer 2011

Closed Books, Closed Notes, No computers or calculators. Mark all answers on the answer sheet.


 (5 pts) What is the period of the signal shown below? The arrow to the left of waveform indicates the ground level, and the scales are displayed (1.00 V/division, 800 ns/division).







~ 3.8 us




- 2. (5 pts) In Lab 8, you added an output called FETCH_OUT. Which of the following is true regarding this output? (Select one.) there is no Ex-FETCH
 - a) It is asserted during EX FETCH, the execute state of FETCH.
 - (b)) It was added so that the logic analyzer can distinguish between an instruction fetch and the retrieval of an operand.
 - c) It is a vector of multiple bits. & H a single bit
 - d) It acts as a "Memory Read" signal, telling the RAM when a read occurs, as opposed to MW, which indicates when a write occurs. nothing to do with memory
- 3. (5 pts) Which type of Quartus simulation would you use to better understand the effects of propagation delay in your design? (Select one.)

a) Timing
b) Block
c) Functional K functional does not simulate propagation delay.

d) Fitting

A standard integrated circuit called the 74HCT147 has an equivalent part in the Quartus library. It has nine inputs and four outputs, as shown below. Its operation is described by a truth table below.

Functional Diagram



TRUTH TABLE

				INPUTS						OUT	PUTS	
11	12	13	14	15	16	17	18	19	Y3	Y2	Ÿ1	YO
Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
X	х	×	Х	Х	Х	Х	Х	L	L	Н	Н	L
х	х	X	Х	Х	Х	Х	L	Н	L	Н	Н	Н
Х	(V)	×	Х	Х	×	1	H	H	H	L	L	L
X	×	X	Х	Х	L	Н	Н	н	н	L	L	Н
Х	×	×	Х	L	Н	Н	Н	Н	Н	L	Н	L
х	×	×	L	Н	Н	Н	Н	Н	н	L	Н	Н
Х	Х	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L
X	L	н	Н	Н	Н	Н	Н	Н	н	Н	L	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н	L


H = High Logic Level, L = Low Logic Level, X = Don't Care

Source: Texas Instruments datasheet High-Speed CMOS Logic 10- to 4-Line Priority Encoder, Copyright © 2011, Texas Instruments Incorporated.

4. (5 pts) Referring to the truth table above, what are the outputs when the inputs are the following?

- (a) $\overline{Y3}$ =H, $\overline{Y2}$ =L, $\overline{Y1}$ =L, $\overline{Y0}$ =L
- b) $\overline{Y3}=H$, $\overline{Y2}=H$, $\overline{Y1}=L$, $\overline{Y0}=H$
- c) $\overline{Y3}$ =L, $\overline{Y2}$ =H, $\overline{Y1}$ =H, $\overline{Y0}$ =H
- d) $\overline{Y3}$ =L, $\overline{Y2}$ =H, $\overline{Y1}$ =H, $\overline{Y0}$ =L
- e) Impossible to determine without additional information

(5 pts) Given the circuit diagram below and the table of relevant timing parameters for various parts, find the worst-case timing path for the state machine. Do not attempt to minimize it or change it in any way. Then compute the minimum clock period (the time associated with that worst-case path).



Device	t _p (max propagation delay)	t _{su} (setup time)		
D Flip Flop	8 ns	2 ns		
OR Gate	11 ns	N/A		
AND Gate	12 ns	N/A		
Inverter	8 ns	N/A		

- a) 33 ns
- b) 44 ns
- c) 50 ns
- (d)) 52 ns
- e) None of the above

8+8+12+11+11+2 = 52

when a clock edge occurs, the signal goes through the flip-flops (tp), through the logic, and then must "set up" the flip-flops (tsu) before another clock edge can safely occur.

Questions 6 and 7 refer to the following VHDL source code, extracted from the IO_DECODER_0.VHD file provided as part of the project.

```
IO_INT <= TO_INTEGER(UNSIGNED(IO_CYCLE & IO_ADDR));
SWITCH_EN <= '1' when IO_INT = 16#100# else '0';
LED_EN <= '1' when IO_INT = 16#101# else '0';
TIMER_EN <= '1' when IO_INT = 16#102# else '0';
DIG_IN_EN <= '1' when IO_INT = 16#103# else '0';
HEX_EN <= '1' when IO_INT = 16#104# else '0';
LCD_EN <= '1' when IO_INT = 16#106# else '0';
... (similar lines omitted)
SONAR_EN <= '1' when ((IO_INT >= 16#1A0#) AND (IO_INT < 16#1A8#)))
else '0';</pre>
```

- (5 pts) Referring to the code above, why is there an operation of "IO_CYCLE & IO_ADDR" in the process of producing an INTEGER called IO_INT? (Select one.)
 - So that the various output signals (chip selects or chip enables) can decode both the correct I/O address and the occurrence of an OUT operation
 - b) Because "&" means logical AND, so this means that there IS an I/O cycle, and there IS an I/O address.
 - So that the various output signals (chip selects or chip enables) can decode both the correct I/O address and the occurrence of an IN or OUT operation
 - d) So that the various output signals (chip selects or chip enables) can decode both the correct I/O address and the occurrence of a valid memory read or write
- 7. (5 pts) Still referring to the source code above, which of the output signals is asserted (showing a value of '1') for at least one SCOMP cycle when an OUT to an IO_ADDR of 10100001 (in binary) occurs?
 - a) SWITCH EN
 - b) LED EN
 - c) TIMER EN
 - d) SONAR EN
 - e) None of the above
- 8. (5 pts) In what part of the VHDL source for SCOMP would you expect to find the following?

- a) Implementation of RAM
- b) Implementation of execute state for CALL
- c) The initialization related to PC_RESET
- d) Implementation of execute state for RETURN & would be PC = PC-STACK (0)
- e) None of the above
- (10 pts) Which of the following are differences between a "classic" state diagram and a UML statechart? (Mark all that apply.)
 - a) One works only for Mealy machines, the other only for Moore machines
 - b) UML statecharts include a means for calculating propagation delay
 - UML statecharts explicitly show the name of any output variables, while classic diagrams may require some sort of legend
 - d) Classic diagrams always have more transition arcs
 - e) UML statecharts cannot show the state names, while classic diagrams put each state name in the corresponding state symbol

The following code is the complete implementation of SONAR.VHD that was provided as a starting point for the project, with comments removed and LIBRARY/USE statements omitted.

```
ENTITY SONAR IS
          PORT (CLOCK,
               RESETN.
               CS.
               IO WRITE,
               ECHO
                         : IN STD_LOGIC:
                                   STD LOGIC VECTOR(2 DOWNTO 0);
               ADDR
                          : IN
                           : OUT STD LOGIC;
               INIT
               LISTEN : OUT STD_LOGIC;
SONAR_NUM : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
               IO DATA : INOUT STD LOGIC VECTOR (15 DOWNTO 0) );
        END SONAR;
       ARCHITECTURE behavior OF SONAR IS
          TYPE SONAR DATA IS ARRAY (7 DOWNTO 0) OF STD LOGIC VECTOR (15 DOWNTO 0);
          SIGNAL SONAR RESULT : SONAR DATA;
          SIGNAL SELECTED SONAR : STD LOGIC_VECTOR(2 DOWNTO 0);
SIGNAL PING_TIME : STD_LOGIC_VECTOR(15 DOWNTO 0);
          SIGNAL SONAR CONTROL : STD LOGIC VECTOR (15 DOWNTO 0);
          CONSTANT MAX DIST : STD LOGIC VECTOR(15 DOWNTO 0) := CONV STD LOGIC VECTOR(400, 16);
CONSTANT OFF TIME : STD LOGIC VECTOR(15 DOWNTO 0) := CONV STD LOGIC VECTOR(500, 16);
          CONSTANT BLANK TIME : STD LOGIC VECTOR(15 DOWNTO 0) := CONV STD LOGIC VECTOR(11, 16);
          CONSTANT NO ECHO : STD LOGIC VECTOR (15 DOWNTO 0) := x"FFFF";
          SIGNAL IO_IN ; STD_LOGIC;
          SIGNAL LATCH : STD LOGIC;
          SIGNAL PING_STARTED : STD_LOGIC;
          SIGNAL PING DONE : STD LOGIC;
          SIGNAL I : INTEGER;
          BEGIN
                                                                         This semester's students
    Q10-10 BUS: 1pm bustri
            GENERIC MAP ( lpm width => 16 )
                                                                         would be familiar with this
            PORT MAP (
                       => SONAR RESULT ( CONV INTEGER (ADDR)),
              enabledt -> IO IN,
                                                                         file from their final project.
              tridata -> IO DATA );
Q10 - { IO_IN <- (CS AND NOT(IO_WRITE));
LATCH <- CS AND IO_WRITE; Q II
SONAR_NUM <- "000";
                                                                    You should be able to asswer the following questions, but it might take you more time than would be expected of you on your exam.
 Q O - PINGER: PROCESS (CLOCK, RESETN)
              BEGIN
                IF (RESETN = '0' ) THEN
                PING_TIME <- x"0000";
                  LISTEN <- '0';
                  INIT <- '0';
                  SELECTED SONAR <- "000";
                  PING_STARTED <= '0';
                 PING DONE <= '0';
FOR I IN 0 to 7 LOOP
                    SONAR RESULT( I ) <= NO ECHO;
                V END LOOP:
                ELSIF (RISING_EDGE(CLOCK)) THEN
                  IF (PING STARTED = '0') THEN
                     PING STARTED <= '1';
PING DONE <- '0';
                     PING TIME <= x"0000";
                     LISTEN <= '0';
                     INIT <= '1';
                  ELSIF (PING_STARTED = '1') THEN
                     PING_TIME <= PING_TIME + 1;
                     IF ( (ECHO = '1') AND (PING_DONE = '0') | THEN
                       PING DONE <= '1';
                       SONAR RESULT( 0 ) <- PING TIME;
                     IF (PING_TIME = BLANK_TIME) THEN
                      LISTEN <= '1';
                     ELSIF (PING TIME = MAX DIST) THEN
                       INIT <= '0';
                                                            Q12
                       LISTEN <= '0';
```

```
IF (PING DONE = '0' ) THEN
                     SONAR RESULT ( CONV_INTEGER (SELECTED_SONAR)) <= NO ECHO;
                   END IF:
                 ELSIF (PING_TIME = OFF_TIME) THEN
                   PING STARTED <= '0';
                 END IF:
               END IF;
            END IF;
          END PROCESS;
Q10 - INPUT_HANDLER: PROCESS (RESETN, LATCH)
             IF (RESETN = '0' ) THEN
              SUSSIF (RISING EDGE (LATCH)) THEN
SONAR_CONTROL <= 10_DATA(15 DOWNTO 0);} Q11 (SEE ASSIGNMENT OF LATCH
NO IF;
PROCESS:
            ELSIF (RISING_EDGE(LATCH)) THEN
             END IF:
          END PROCESS:
    END behavior;
```

10. (5 pts) Which of the following describes the highest-level parallel actions that are occurring within the SONAR device above? (Select one.)

see wall.

- a) An ARCHITECTURE, an ENTITY, and three assignment statements
- b) The operations resulting from IF RESETN = '0', those resulting from ELSIF (RISING EDGE (CLOCK), and those resulting from ELSIF (RISING EDGE (LATCH)
- (c) Two process statements, an instance of LPM BUSTRI, and three assignment statements
- d) A PORT, an ARCHITECTURE, and two PROCESS statements
- 11. (5 pts) Still referring to the VHDL code for SONAR.VHD above, what is the apparent purpose of the signal called SONAR CONTROL? (Select one.)
 - a) It is directly connected to the INIT output, and thus controls the pinging of the sonar transducer
 - (b) It is a register that SCOMP can write to by performing an OUT instruction
 - c) It is a register than SCOMP can read by performing an IN instruction
 - d) It is the count of the number of clock cycles that have occurred since a ping started
- 12. (10 pts) Turn your attention specifically to the IF/THEN/ELSIF/ELSIF construct that begins with IF (PING_TIME = BLANK_TIME) THEN and continues to the matching ENDIF (highlighted in bold face). Which of the following are true statements regarding this block? You may have to consider some code outside the highlighted area, but the questions are specifically about the assignment of signal values inside the highlighted area. (Select all that apply or none.)
 - If RESETN has a value of '0' then this block of code does not determine the value of any signals in the SONAR device
 - b) When synthesized within the FPGA, this would be implemented as a CPU that sequentially compares PING_TIME to different values in successive clock cycles, then makes appropriate signal assignments before exiting
 - Once the assignment of NO_ECHO is made to an element of SONAR_RESULT, the ping stops by the next rising edge of CLOCK (lowering INIT and LISTEN)
 - d) This the only region of code that can determine the value for PING STARTED
 - e) LISTEN can simultaneously have the values of 0 and 1

Consider the following ASM code, which is identical to that provided as a starting point for the project (without the comments).


```
Address:
                                   &H000
                          ORG
              O Start:
                         NOP
                          LOAD
                                   Zero
              2
                          OUT
                                   LCD
              3
                                   SONAR0
                          IN
              4
                          OUT
                                   SEVENSEG
                                   Waitl
                          CALL
                          JUMP
                                   Start
              7 Wait1:
                         OUT
                                   TIMER
              8 Wloop:
                                   TIMER
                          IN
              9
                          SUB
                                   ONESEC
                          JNEG
                                   Wloop
              13
                          RETURN
                 ONESEC:
                                      10
                                DW
              D Zero:
                                DW
                                      0
                 ; IO address space map
Eau does SWITC LEDS:
TIMER
XIO:
SEVENS
LCD.
                 SWITCHES:
                             EQU
                                      &H00
                               EQU
                                      &H01
                TIMER:
                              EQU
                                     &H02
                               EQU
                                      &H03
                 SEVENSEG:
                               EQU
                                      &H04
                               EQU
                                      &H06
                 SONARO:
                               EQU
                                      &HA0
                ANOTHER SONAR REGISTER:
                                                  EQU
```

13. (5 pts) At what memory address does the LOAD Zero instruction reside? (Select one answer.)

&HA1

- a) 0x0
- (b) 0x1
- c) 0x2
- d) None of the above
- (5 pts) If you replaced the JNEG Wloop instruction with JZERO Wloop (and reassembled, etc. as above), what would you expect to happen. You may assume that the IN Sonaro has been restored to its original state, cancelling the effect of the previous question. That relevant
 - a) The timer subroutine would never exit
 - (b) The timer subroutine would exit sooner
 - c) The timer subroutine would exit later
 - d) There would be no effect

15. (10 pts) Draw the Karnaugh Map for the following circuit, circling the implicants that are represented by the two NAND gates, and placing a "1" or "0" in EVERY cell.



16. (5 pts) Is the circuit shown in the previous problem a minimal sum of products implementation?

a) YES

b) NO

You can see that it's minimal from the K-map (there are no larger implicants)

17. (5 pts) The PC (Program Counter) of the simple computer was declared to be of what type?

- a) STD LOGIC
- (b)) STD_LOGIC_VECTOR(9 DOWNTO 0)

PC is 10 bits wide

- c) BIT
- d) STD_LOGIC_VECTOR(15 DOWNTO 0)
- e) None of the above