



**ETH**Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project:

uSD Card Module - Connector

Drawing number:

Rev: PA

Format:

Laboratory: IIS

Sheet: connector.SchDoc

Date: 11.02.2021 08:52:38

A4 Q

Drawn by: mayerph

Page 2 of 3

File: C:\Users\phil\polybox\05_AltiumProjects\FPGA Peripheral Board\uSD_Module\Schematic\connector.SchDoc

