



Layout:


Top Layer (Scale 3:2)




Bottom Layer (Scale 3:2)




Int2 (PWR) (Scale 3:2)



Int1 (GND) (Scale 3:2)



View from Top side (Scale 2:3)



<div>ETHzürich</div>			Project: FPGA Peripherals Board	
Drawing number:	Rev: A	Format: A3	Laboratory: IIS	Sheet: FPGA_Peripheral_Board_layout.PCBDwf
Date: 09.02.2021			Drawn by: MAYERPH	Page: 1 of 1
File: C:\Users\phili\polybox\05_AltiumProjects\FPGA Peripheral Board\BaseBoard\FPGA_Peripheral_Board_layout.PCBDwf				