

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Project:

UART Module - Connector

Drawing number:

Rev: PA

Format:

Laboratory: IIS

Sheet: connector.SchDoc

Date: 22/12/2022 17:15:01


A4 Q

Drawn by: mayerph


Page 2 of 3

File: C:\Users\admin\Desktop\test\FMC Peripheral Board\UART_Module\Schematic\connector.SchDoc


A



B




C




D


1V8 supply




LED indicators




MCU




Reset




JTAG




External GPIO



UART to FPGA



External UART



A

B

C

D

ETH

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Drawing number:

Rev: PA

Format:

Laboratory: IIS

Sheet: peripheral_UART.SchDoc

Date: 22/12/2022 17:15:01

A3

Drawn by: mayerph

Page 3 of 3

File: C:\Users\admin\Desktop\tesi\FMC Peripheral Board\UART_Module\Schematic\peripheral_UART.SchDoc

1

2

3

4

5

6

7

8