Intro to Processor Architecture

Project Report

Arya Yogesh Topale 2022102052

Rohan Sridhar 2022102075

Contents

- 1. Overview
- 2. Sequential Design
- Fetch
- Decode
- Execute
- Memory
- Write Back
- PC update
- 3. Pipelining
- 4. Challenges Faced
- 5. Acknowledgement

1. Overview/Objective:

The fundamental aim of this project is to create a processor architecture design using Verilog, which follows the Y86-64 ISA. The processor's capability should encompass the execution of all instructions within the Y86-64 ISA. Our final objective is to develop a 5-stage pipelined implementation of the Y86-64 architecture.

2. Sequential Design:

Fetch Stage:-

In the fetch stage, we are supposed to read instructions from an instruction memory(which is an array of registers). By reading these instructions we can find icode, ifun, rA, rB and valC.

If the PC value (that we received at the positive edge of the clock cycle), is out of bounds, we get a memory error(imem_error).

Using icode, that we have obtained from memory, we can tell which instruction to execute and can find the value of valP.

For halt, nop and ret instruction: valP=PC+1

For cmovxx, opq, pushq, popq: valP=PC+2

For rmmovq, mrmovq and irmovq: valP=PC+10 and valC is the last 8 bytes of the instruction memory.

For conditional jumps and call: valP=PC+9 and valC is again the last 8 bytes of the instruction memory.

```
. . .
module fetch(clk, PC, icode, ifun, rA, rB, valC, valP,
            imem_error, halt, invalid_instr);
input clk;
input [63:0] PC;
output reg [3:0] icode, ifun, rA, rB;
output reg [63:0] valC, valP;
reg[7:0] instruction_memory[0:255];
output reg imem_error,halt,invalid_instr;
    $readmemb("testcase.txt", instruction_memory);
end
always @(*)
   icode = instruction_memory[PC][7:4];
    ifun = instruction_memory[PC][3:0];
    invalid_instr = 0;
   imem_error = 0;
   if (PC > 8191) begin
       imem_error = 1;
    if (icode < 4'b0000 || icode > 4'b1100) begin
        invalid_instr = 1;
        valP=PC+1;
    if (icode == 4'b0000) begin //halt
    end
    if (icode == 4'b0001||icode==4'b1001) begin //nop ret
    if (icode == 4'b0010||icode==4'b0110||icode==4'b1010||icode==4'b1011) begin //cmovxx opg pushq popq
       valP = PC + 2;
        rB = instruction_memory[PC+1][3:0];
        rA = instruction_memory[PC+1][7:4];
    end
    if (icode == 4'b0100||icode==4'b0101||icode==4'b0011) begin //rmmovq mrmovq irmovq
       rB = instruction_memory[PC+1][3:0];
        rA = instruction_memory[PC+1][7:4];
        valC = {instruction_memory[PC+9], instruction_memory[PC+8],
                 instruction_memory[PC+7], instruction_memory[PC+6],
                 \verb|instruction_memory[PC+5]|, \verb|instruction_memory[PC+4]|, \\
                 instruction_memory[PC+3], instruction_memory[PC+2]};
    end
    if (icode == 4'b0111||icode==4'b1000) begin //jxx call
        valC = {instruction_memory[PC+8], instruction_memory[PC+7],
                instruction_memory[PC+6], instruction_memory[PC+5],
                instruction_memory[PC+4], instruction_memory[PC+3],
                instruction_memory[PC+2], instruction_memory[PC+1]};
    end
endmodule
```

Decode Stage:-

In the decode stage, we are required to read from the register files and assign those values to valA and valB.

The register file(reg_file) is an array of length 15, containing 64-bit registers.

Depending on the values of icode(instruction type), we can decide the values of valA and valB:

in cmovxx: valA = reg_file[rA]

<u>in rmmovq and opq</u>: valA = reg_file[rA] and valB = reg_file[rB]

in mrmovq: valB = reg_file[rB]

in call: valB = reg_file[4]

in ret and popq: valA = reg_file[4] and valB = reg_file[4]

in pushq: valA = reg_file[rA] and valB = reg_file[4]

where reg_file[4] represents the stack pointer register %rsp.

```
• • •
module decode(
    input clk,
    input [63:0] rcx,
    input [63:0] rdx,
input [63:0] rbx,
input [63:0] rsp,
input [63:0] rsp,
input [63:0] rsi,
    input [63:0] rdi,
    input [63:0] r9,
input [63:0] r10,
    input [63:0] r12,
input [63:0] r13,
input [63:0] r14
reg [63:0] reg_file [0:14];
    reg_file[0]=rax;
    reg_file[1]=rcx;
    reg_file[2]=rdx;
    reg_file[3]=rbx;
    reg_file[4]=rsp;
    reg_file[5]=rbp;
    reg_file[6]=rsi;
    reg_file[7]=rdi;
    reg_file[8]=r8;
    reg_file[9]=r9;
    reg_file[10]=r10;
    reg_file[11]=r11;
    reg_file[12]=r12;
    reg_file[13]=r13;
    reg_file[14]=r14;
    case (icode)
        4'b0000:begin
         end
         4'b0001:begin
         end
         end
         end
             valA = reg_file[rA];
             valB = reg_file[rB];
             valB = reg_file[rB];
             valA = reg_file[rA];
             valB = reg_file[rB];
         end
             valB = reg_file[4];
             valA = reg_file[4];
             valB = reg_file[4];
         end
             valA = reg_file[rA];
         end
             valA = reg_file[4];
             valB = reg_file[4];
         end
```

Execute Stage:-

In the execute stage, we require the use of the ALU. Here along with icode, ifun is also needed.

valE is given different values according to the instruction type(depending on values of icode and ifun)

for irmovq: valE = valC

for rmmovq and mrmovq: valE=valB+valC

for cmovxx: we check the move conditions and set cnd to 1 if true, otherwise set it to 0

for opq: valE= valB op valA, and op depends on the ifun values.

for jxx: similar to cmovxx, we check the jump conditions and set cnd to 1 if true, otherwise set it to 0

for call and pushq: valE=valB-8

for ret and popq: valE=valB+8

```
module xor_gate(output Y, input A, input B);
endmodule
module xor_64bit (
    input [63:0] A,
input [63:0] B,
     genvar i;
     generate
   for (i = 0; i < 64; i = i + 1) begin</pre>
                 xor_gate xorl (
                      .Y(out[i]),
.A(A[i]),
          end );
module and_gate(output Y, input A, input B);
    and al (Y,A,B);
     input [63:0] A,
input [63:0] B,
     genvar i;
                 and_gate and1(
     endgenerate
     wire B1;
     xor x1(t1, A, B1);
xor x2(S, t1, Cin);
     and a1(t2, A, B1);
and a2(t3, t1, Cin);
endmodule
module add_64bit (
    input [63:0] A,
input [63:0] B,
     input [63:0] Cin,
input M,
     output [63:0] Cout,
output [63:0] S
           adder add0(
                 .B(B[0]),
     end
      for (i = 1; i < 64; i = i + 1) begin
    adder add1 (</pre>
endmodule
     input [63:0] B,
input [1:0] control,
output [63:0] opl,
output [63:0] op2,
output [63:0] op3,
output [63:0] op4,
output [63:0] op,
```

```
• • •
    output signflag,
    output overflow
    wire n0, n1;
    not NO(n0, control[0]);
    and X0(d0, n0, n1);
    wire dl;
    and X2(d2, control[1], n0);
    wire d3;
    xor_64bit xor0 (.A(A), .B(B), .out(xor_out_a));
    add_64bit sub0 (.A(A), .B(B), .Cin({64{control[1]}}), .M(1'b1), .Cout(sub_carry), .S(sub_out_a));
    genvar i;
    wire[63:0] and4;
    wire[63:0] and5;
             and a3(and3[i], d1, xor_out_a[i]);
and a4(and4[i], d2, add_out_a[i]);
    endgenerate
    assign op1 = and2;
    assign op2 = and3;
    assign op4 = and5;
    wire [63:0] o1, o2;
    genvar j;
             or (o2[j], op3[j], op4[j]);
    endgenerate
     assign zeroflag=(op==0);
    assign overflow=(A>0&&B>0&&op<0)||(A<0&&B<0&&op>0);
    icode, ifun,
input [63:0] valA, valB, valC;
output reg [63:0] valE;
output reg cnd;
reg signed [63:0] in 1;
reg signed [63:0] in_2;
wire cout, sub_Coutf;
alu ALU(in 1,in 2,control,op1,op2,op3,op4,out,cout,sub Coutf,zeroflag,signflag,overflow);
    if (icode == 4'b0011) begin // irmovq
  valE = 0 + valC;
    end
        control = 0;
        if (ifun == 4'b0000) begin // normal cmove
  cnd = 1; // unconditional move instruction
                  cnd = 1;
```

```
cnd = 1;
                      cnd = 1;
                      cnd = 1:
                 if (!(signflag^overflow))
                 if (!(signflag^overflow) && !zeroflag)
                      cnd = 1;
           end
           in_1 = valA;
           control = 0;
           valE = valA + 0;
           in_1 = valB;
in_2 = valA;
               valE=valA+valB;
                valE=valA-valB;
                valE=valA&&valB;
           end
                valE=valA^valB;
          end
          if (ifun == 4'b0000) begin // jmp
  cnd = 1; // unconditional jump
           else if (ifun == 4'b0001) begin // jle
    if ((signflag^overflow)|zeroflag)
                     cnd = 1;
          else if (ifun == 4'b0010) begin // jl
    if (signflag^overflow)
                     cnd = 1;
                     cnd = 1;
                     cnd = 1;
           else if (ifun == 4'b0101) begin // jge
    if (!(signflag^overflow))
                     cnd = 1;
                      cnd = 1;
     else if (icode == 4'b1000) begin // call
    valE = valB - 8;
    in_1 = -64'd8;
           in_2 = valB;
           in_1 = -64'd8;
in_2 = valB;
           in_2 = valB;
end
```

Memory Stage:-

Data is either read from memory or written into memory in this stage, whether to read or write can be decided by icode values.

We have declared our memory as a register array, i.e. reg [63:0] mem [0:8191]
Detailed working of this stage is given below:

for rmmovq and pushq: mem[valE] = valA

for call: mem[valE] = valP

for mrmovq: valM = mem[valE]

for ret and popq: valM = mem[valA]

```
• • •
module memory(
   input clk,
    input [3:0] icode,
    input [63:0] valA, valP, valE,
    output reg [63:0] valM,
   output reg dmem_error
   reg [63:0] mem [0:8191];
   always @(*) begin
       dmem_error = 1'b0;
       if (icode == 4'b0100||icode==4'b0101||icode == 4'b1000 || icode == 4'b1010) begin
           if (valE >= 8192)
               dmem_error = 1'b1;
    always @(*) begin
       if (icode == 4'b0101) // mrmovq
           valM = mem[valE];
       else if (icode == 4'b0100) // rmmovq
           mem[valE] = valA;
        else if (icode == 4'b1000) // call
           mem[valE] = valP;
        else if (icode == 4'b1001) // ret
           valM = mem[valA];
        else if (icode == 4'b1010) // pushq
          mem[valE] = valA;
       else if (icode == 4'b1011) // popq
           valM = mem[valA];
    end
endmodule
```

Write-Back Stage:-

In this stage, the values valE or valM(found from execute and memory stages) are written into registers rA, rB or %rsp, depending on the values of icode.

for irmovq,cmovxx and opq: reg_file[rB] <= valE (for cmovxx is cnd is 1)

for mrmovq: reg_file[rA] <= valM</pre>

for call, ret, pushq: reg_file[4] <= valE</pre>

for popq: reg_file[rA] <= valM and reg_file[4] <= valE

```
module write_back(
    input [3:0] rA,
    output reg [63:0] rax,
output reg [63:0] rcx,
output reg [63:0] rdx,
    output reg [63:0] rbx,
    output reg [63:0] rsp,
    output reg [63:0] rbp,
    output reg [63:0] rsi,
    output reg [63:0] rdi,
    output reg [63:0] r9,
    output reg [63:0] r14
reg [63:0] reg_file [0:14];
initial begin
    reg_file[0]=1;
    reg_file[1]=1;
    reg_file[2]=1;
    reg_file[3]=1;
    reg_file[4]=127;
    reg_file[5]=1;
    reg_file[6]=1;
    reg_file[7]=1;
    reg_file[8]=1;
    reg_file[9]=1;
    reg_file[10]=1;
    reg_file[11]=1;
    reg_file[12]=1;
    reg_file[14]=1;
end
always @(*)begin
    rax=reg_file[0];
    rcx=reg_file[1];
    rdx=reg_file[2];
    rbx=reg_file[3];
    rsp=reg_file[4];
    rbp=reg_file[5];
    rsi=reg_file[6];
    rdi=reg_file[7];
    r8=reg_file[8];
    r9=reg_file[9];
    r10=reg_file[10];
    rll=reg_file[11];
    r12=reg_file[12];
    r13=reg_file[13];
    r14=reg_file[14];
end
always @(posedge clk) begin
    case (icode)
             reg_file[rB] <= valE;
            reg_file[rB] <= valE;
         end
         end
         4'b1000: begin // call for rsp
    reg_file[4] <= valE;</pre>
         end
             reg_file[4] <= valE;
            reg_file[4] <= valE;
         4'b1011: begin // popq for rsp
reg_file[rA] <= valM;
             reg_file[4] <= valE;</pre>
        end
        default: begin
        end
    endcase
end
endmodule
```

PC update stage:-

In this stage, the PC is updated to the address of the next instruction.

It can either take values valP, valC or valM depending on the instruction type(value of icode)

for call: newPC=valC

for ret: newPC=valM

for jxx: newPC=valC, if condition is true(cnd=1); otherwise it


is valP

for all other cases: newPC=valP

```
• • •
module pc_update(
    input [3:0]icode,
    input cnd,
    input clk,
    input [63:0] valC,
    input [63:0] valM,
    input [63:0] valP,
    output reg [63:0] newPC
);
    always @(*)begin
        if(icode==4'b1000)begin //call
            newPC=valC;
        end
        else if(icode==4'b1001)begin //ret
            newPC=valM;
        end
        else if(icode==4'b0111)begin //jxx
            if(cnd)begin
                newPC=valC;
           end
            else
               newPC=valP;
        end
        else
            newPC=valP;
    end
endmodule
```

3. Pipelining

This section of the report contains details about the pipelined Y86-64 processor architecture.



The main advantage of implementing a pipelined architecture is it's increased throughput, i.e. we can process more number of instructions in a given interval of time. In SEQ, an instruction can only start executing, when the previous one has completed it's execution. But in our pipelined implementation(PIPE) we can process multiple instructions together, with every instruction going through some stage(fetch, decode,etc.)

Pipeline Registers:There are 5 pipeline registers namely:

- F holds a predicted value of PC, and is inserted before the fetch stage.
- D is inserted between the fetch stage and the decode stage. It holds information about the most recently fetched instruction for processing by the decode stage.
- E is inserted between the decode and the execute stage. It
 holds information about the most recently decoded instruction
 and the values read from the register file for processing by the
 execute stage.
- M is inserted between execute and memory stages. It holds the results of the most recently executed instruction for processing by the memory stage.
- W is inserted after the memory stage. It has feedback paths that provide values to the register files for writing and also provide the return addresses to the PC selection logic(for a ret instruction)

Other changes from SEQ to Pipeline implementation include updating the PC at the start of the clock cycle and using status codes.

Now for predicting the next value of PC (predPC) we predict this value to be:

- A. valP, for instructions that don't transfer control
- B. valC, for call and unconditional jumps

C. valC, for conditional jumps(typically right 60% of the times)

The Select PC block then selects one of the three values for computation in the fetch stage:

- Predicted PC value
- The value of valP for a not taken branch(stored in register M, M_valA)
- 3. The value of the return address when a ret instruction reaches register W(W_valM).

Data Hazards:

Data Hazards occur when there is a data dependency, i.e. results computed by one instruction are immediately required by another one.

To avoid data hazards we could use techniques like Data Forwarding and/or Stalling. We prefer to use Data forwarding since Stalling requires the use of too many nops(bubbles).

Using Data Forwarding we can directly pass values from earlier registers(like in execute or memory stage) to the decode stage, rather than waiting for the instruction to pass through the write back stage.

1_10006=3 f_1fn=0, FproRY = 0, 0_1006= 1, 6_10006 = 1, 6_
times (be.] [R-08 [r]Acis [r]62 [r]acis [r] [vigiP-20] [r]acis -1, giarde -1, eicode -1,
time=10 clie=0 f PC=10 f rA=15 f rA=25 f 1/aC=512 f valC=512 f val
time=15 cli=1 f PC=26 f rA=2 f rB=3 f valC=0 f valP=22 fcode=5 ffrom=06 = 26, 0_code = 3, 0_code = 1, 0_code
time-20 (lime) f ff-20 f fr4-2 f fr8-3 f valCe0 f valP=22 f_tcode=6 f_tf0r=6, F_presfC = 20, 0_tcode = 3, 0_t
time-25 (i)=1 f RC=27 f f#=3 f f#=2 f valCe0 f valR=24 f jtcode=2 f jfcm=5, F jmesRC = 22, D jtcode = 6, D jtcode = 6, D jtcode = 3, E jtcode = 3, E jtcode = 3, E jtcode = 3, E jtcode = 1, E jtcode = 1, E jtcode = 1, E jtcode = 1, E jtcode = 2, D jtcode = 2, D jtcode = 6, D jtcode = 6, D jtcode = 3, E jtcode
time=30 clue0 f RC=22 f rA=3 f rB=2 f valC=0 f valR=24 f jicone=2 f jifon=5, F presRC = 22, D jicone=6, d jicone=6, d jicone=3, e jicone=3, M jicone=3, N jicone=1, v jicone=1, N = x R1=255 R3=255 R3
time35 cluel f RC-24 f rA-25 f r9-3 f valC-256 f valP-34 f jicone-3 f jifon-6, FjrceRC = 24, Djccde = 2, djccde = 2, djccde = 6, ejcode = 6, Mjccde = 3, njccde =
time+80 clav0 f RC-24 f rA-25 f r9-3 f valC-256 f valC-
time+65 clivel f PC-84 f rAv2 f rB-93 f valCe0 f valR-965 fjicode-2 fjifnr-0, FjrrosPC = 34, Djicode = 3, djicode = 3, djicode = 2, Mjicode = 6, mjicode = 6, mjicode = 8, mjicode = 3 , R0×x RN-255 RR-255 R
time-90 clared F/C-34 f/M-2 f/db-3 f/al/C-0 f/al
time-55 clk-1 f/G-36 f/k-15 f/f8-15 fy81G-88 fy8
time-68 clked f R=36 f rh=15 f r8=15 f valC=88
time45 clk=1 fR=48 frh=3 fvalC=0 fvalR=59 f_10x0k = 2 f_10x0k = 3
time=76 clied f PC=86 f rin=2 f rin=3 f valCed f valDe=50 f_icode=2 f_infor=6.
time-75 (that f Re-58 f r/m-15
time-80 (lb=0 f_RC=50 f_rB=15
time-85 (Ib-1 f,R-51 f,nb-15 f
time-90 clien) f,R-51 f,rb-15 f,rb-15 f,rb-15 f,rb-15 f,valC-20 f,valR-20 f,
time-95 clbel f,R451 f,r8=15 f,r8=15 f,r8=15 f,r8=15 f,valC=10 f,valR=20 f,v
time-180 clk+0 f,PC-51 f,rk+15 f,P6-15 f,valC-10 f,valC-10 f,valC-60 f;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
time-NIS clied f PG-51 f rh-NS f rB-NS f y-NIC-10 f y-NIP-68 f j.code = 1, 6 j.code = 2, 8 j.code = 2, M j.code =
time=110 clk=0 f_PC-51 f_rk=15 f_rk=15 f_rk=16 f_valC=0 f_valC=0 f_valC=60 f_icode = 1, E_icode = 2, M_icode = 9, M_icode = 2, M_icode = 2, M_icode = 2, Max RL-255 R2-256 RA-247 PS-255 R6-255 R3-255
time-115 clk-1 fpC-45 fpR-5 fpR-6 fpR-65 fpR

Testcases:

```
00110000
11110011
0000000
00000001
00000000
00000000
00000000
00000000
00000000
00000000
00110000
11110010
0000000
00000010
00000000
00000000
00000000
00000000
00000000
0000000
01100000 //opq - add
00100011
00100101 //cmov - ge
00110010
00110000 //irmov - 256
11110011
00000000
00000001
00000000
00000000
00000000
00000000
00000000
00000000
00100001 //cmov - le
00100011
10000000 //call
00110000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00100001 //cmov - le
00100011
00000000
00100001 //cmov - le
00100011
10010000 //retSS
01110101 //jge
00001010
0000000
00000000
00000000
00000000
00000000
00000000
00000000
10100000 // push
00100011
10110000 //pop
00101111
```

Challenges Faced:-

- 1. <u>Sequential</u>: It was difficult understanding how the instruction memory and stack memory was getting read and how the stack pointer was getting updated. Also while implementing call and ret function, we were not able to figure out some of the errors and so had to make changes in our implementation.
- 2. <u>Pipelining</u>: It was really difficult to understand the terminologies used in the reference books and also the flow of control was difficult to understand. Some concepts like data forwarding were tough to implement. Debugging the code was tough because there were a lot of instructions to be considered for debugging a single line of code.

Acknowledgements:-

This project has been an excellent learning opportunity. In this course, we've gained a better grasp of processor architecture, instruction sets, memory, and various other concepts. We're grateful to Professor Deepak and the Teaching Assistants for their guidance throughout the project.

Regards,

Arya and Rohan.