

7. Design of Logic gates using NMOS, PMOS and Resistor

Course: ECE1008 – Electronic Hardware Troubleshooting LAB

-Dr Richards Joe Stanislaus

Assistant Professor - SENSE

Email: 51749@vitstudent.ac.in



VIT[®]

Vellore Institute of Technology
(Deemed to be University under section 3 of UGC Act, 1956)
CHENNAI



1. Logic Level

- If V_{DD} is the power supply voltage
Logic 1: Voltages close to V_{DD}
Lets define a range: V_{1min} to V_{DD}



1. Logic Level


- If V_{DD} is the power supply voltage
Logic 1: Voltages close to V_{DD}
Lets define a range: V_{1min} to V_{DD}

Logic 0: Voltages close to 0V
Lets define a range: 0 to V_{0max}



1. Logic Level

- If V_{DD} is the power supply voltage
Logic 1: Voltages close to V_{DD}
Let's define a range: V_{1min} to V_{DD}
- Logic 0: Voltages close to 0V
Let's define a range: 0 to V_{0max}



https://people.engr.tamu.edu/xizhang/ECEN248/Chapter_3_Lecture_Notes_Xi_Zhang.pdf



1. Logic Level


- If V_{DD} is the power supply voltage

Logic 1: Voltages close to V_{DD}


Lets define a range: V_{1min} to V_{DD}

Logic 0: Voltages close to 0V




Lets define a range: 0 to V_{0max}







2. NMOS and PMOS – Gate control








2. NMOS and PMOS – Gate control

	NMOS 	PMOS 
Gate is LOW	OFF 	







2. NMOS and PMOS – Gate control

	NMOS 	PMOS 
Gate is LOW	OFF 	ON 

2. NMOS and PMOS – Gate control



	NMOS 	PMOS 
Gate is LOW	OFF 	ON 
Gate is HIGH	ON 	

2. NMOS and PMOS – Gate control

	NMOS 	PMOS 
Gate is LOW	OFF 	ON 
Gate is HIGH	ON 	OFF 


2. NMOS and PMOS – Gate control

- Select **NMOS4** and **PMOS4** for this experiment (4 independent contacts)
NOTICE the arrow. **NMOS: Inward arrow** **PMOS: Outward arrow**




2. NMOS and PMOS – Gate control

- Remember: NMOS – Source is at LOW(ground)
PMOS – Source is at HIGH(V_{dd}) – Must rotate/mirror the symbol using (ctrl+R) or (ctrl+E)
- In both NMOS4 and PMOS4
Source is near by Gate in the symbol.
Remember to connect NMOS's body to ground and
PMOS's body to Supply.



2. NMOS and PMOS – Gate control

- Remember: NMOS – Source is at LOW(ground)
PMOS – Source is at HIGH(V_{dd}) – Must rotate/mirror the symbol using (ctrl+R) or (ctrl+E)
- In both NMOS4 and PMOS4
Source is near by Gate in the symbol.
Remember to connect NMOS's body to ground and
PMOS's body to Supply.



Important NOTE


- Enter your **registration number** and **Full Name** next to
all your circuits and
the **output plots**.
- Keep the background of circuit and plot as white.

And place a truth table for each logic gate.



Task 1.1: NOT GATE with NMOS

- Remember to Connect NMOS body to ground.




Task 1.1: NOT GATE with NMOS

Voltage Source - V_DD

DC value[V]:

Series Resistance[Ω]:

OK Cancel Advanced



.tran 80n

Edit Simulation Command

Transient AC Analysis DC sweep Noise DC Transfer DC op pnt

Perform a non-linear, time-domain simulation.

Stop time:

Time to start saving data:

Maximum Timestep:

Start external DC supply voltages at 0V: ☐

Stop simulating if steady state is detected: ☐

Don't reset T=0 when steady state is detected: ☐



Step the load current source: ☐

Skip initial operating point solution: ☐

Syntax: .tran <Tstop> [<option> [<option>] ...]

.tran 80n

Task 1.1: NOT GATE with NMOS(NMOS4 symbol)




Task 1.2: NOT GATE with PMOS (PMOS4 symbol)

- Remember to rotate the PMOS such that Source (which is near gate) is towards V_{DD} (power supply) for PMOS.
- Also, remember to connect body and power supply




Task 1.2: NOT GATE with PMOS (PMOS4 symbol)

- Remember to rotate the PMOS such that Source (which is near gate) is towards V_{DD} (power supply) for PMOS.
- Also, remember to connect body and Supply



Task 1.2: NOT GATE with PMOS (PMOS4 symbol)




Task 2.1: NAND GATE Using NMOS(NMOS4 symbol)

- $V_{out} = \overline{V_A \cdot V_B}$
- In NMOS configuration rephrase the output expression under bar, and the expression which is under bar, implement that expression using NMOS.
- Note: SUM – Parallel; PRODUCT – SERIES.




Task 2.1: NAND GATE Using NMOS(NMOS4 symbol)

- $V_{out} = \overline{V_A \cdot V_B}$
- In NMOS configuration rephrase the output expression under bar, and the expression which is under bar, implement that expression using NMOS.




Task 2.1: NAND GATE Using NMOS(NMOS4 symbol)

- After plotting one plot
- Right click at plot and select “Add Plot Pane”




- Select the next output to be plotted in new sub plot

Task 2.1: NAND GATE Using NMOS(NMOS4 symbol)




Task 2.1: NAND GATE Using NMOS

V_A	V_B	V_out
1	1	0
0	1	1
1	0	1
0	0	1



Task 2.1: NAND GATE Using NMOS

V_A	V_B	V_out
1	1	0
0	1	1
1	0	1
0	0	1



Task 2.2: NAND GATE Using PMOS(PMOS4 symbol)


- $V_{out} = \overline{V_A \cdot V_B} = \overline{V_A} + \overline{V_B}$ (DeMorgan's theorem)
- In PMOS configuration rephrase the output expression such that every element is under bar individually and then implement using PMOS.
- Note: SUM – Parallel; PRODUCT – SERIES.



Task 2.2: NAND GATE Using PMOS(PMOS4 symbol)

- $V_{out} = \overline{V_A \cdot V_B} = \overline{V_A} + \overline{V_B}$ (DeMorgan's theorem)

- In PMOS configuration rephrase the output expression such that every element is under bar individually and then implement using PMOS.




Task 2.2: NAND GATE Using PMOS(PMOS4 symbol)

- Remember to rotate the PMOS such that Source (which is near gate) is towards V_{DD} (power supply) for PMOS.
- Also, remember to connect body and Supply




Task 2.2: NAND GATE Using PMOS(PMOS4 symbol)

- Remember to rotate the PMOS such that Source (which is near gate) is towards V_{DD} (power supply) for PMOS.
- Also, remember to connect body and Supply




Task 2.2: NAND GATE Using PMOS(PMOS4 symbol)

- Remember to rotate the PMOS such that Source (which is near gate) is towards V_{DD} (power supply) for PMOS.
- Also, remember to connect body and Supply
- Notice:
In NAND using NMOS, we had two NMOS in series
- In NAND using PMOS, we have two PMOS in parallel



Task 2.2: NAND GATE Using PMOS(PMOS4 symbol)




Task 3.1: NOR GATE Using NMOS(NMOS4 symbol)

- $V_{out} = \overline{V_A + V_B}$
- In NMOS configuration rephrase the output expression under bar, and the expression which is under bar, implement that expression using NMOS.
- Note: SUM – Parallel; PRODUCT – SERIES.



Task 3.1: NOR GATE Using NMOS(NMOS4 symbol)

- $V_{out} = \overline{V_A + V_B}$
- In NMOS configuration rephrase the output expression under bar, and the expression which is under bar, implement that expression using NMOS.




Task 3.2: NOR GATE Using PMOS(PMOS4 symbol)

- $V_{out} = \overline{V_A + V_B} = \overline{V_A} \cdot \overline{V_B}$
- In PMOS configuration rephrase the output expression such that every element is under bar individually and then implement using PMOS.
- Note: SUM – Parallel; PRODUCT – SERIES.




Task 3.2: NOR GATE Using PMOS(PMOS4 symbol)

- $V_{out} = \overline{V_A + V_B} = \overline{V_A} \cdot \overline{V_B}$
- In PMOS configuration rephrase the output expression such that every element is under bar individually and then implement using PMOS.




Task 4. OR GATE using NMOS(NMOS4 symbol)

- Perform OR Gate using NMOS



Task 4. OR GATE using NMOS(NMOS4 symbol)

- Perform OR Gate using NMOS



Task 5: AND GATE using PMOS(PMOS4 symbol)

- Perform AND gate using PMOS



Task 6: LOGIC using NMOS(NMOS4 symbol)

- Perform the logic $Y = \overline{(A + B)} \cdot \bar{C}$ in LT SPICE using NMOS and plot the truth table.
- Note: 3 Voltage sources: Use the following for obtaining all eight combinations

	V_A	V_B	V_C
ON TIME	10ns	20ns	40ns
PERIOD	20ns	40ns	80ns



Important NOTE

- Enter your **registration number** and **Full Name** next to **all your circuits** and the **output plots**.
- Keep the background of circuit and plot as white.



LAB record instructions:

For the lab experiment,

- Write the **Aim**.
- Complete the **Software/Hardware components used**.
- **Obtain the expression for the outputs.**
- Place the respective **circuits in LT Spice**.
- Connect the inputs and outputs. Name them and **write the same in the lab copy(inputs and outputs section)**.
- Use probe in LT spice to plot all possible combinations.
- Write a **concluding statement for each circuit**.
- **Submit** the document's soft copy **on time** in lms.vit.ac.in when available.

