Number System Arithmetic

Module 2

Addition/subtraction of signed numbers

X _i	y _i	Carry-in c _i	Sum <i>s_i</i>	Carry-out <i>c</i> _{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S_{i} = X_{i} Y_{i} C_{i} + X_{i} Y_{i} C_{i} + X_{i} Y_{i} C_{i} + X_{i} Y_{i} C_{i} + X_{i} Y_{i} C_{i} = x_{i} \oplus y_{i} \oplus c_{i}$$

$$C_{i+1} = Y_{i} C_{i} + X_{i} C_{i} + X_{i} Y_{i}$$

Example:

$$\frac{X}{Z} = \frac{7}{13} = \frac{0}{1} \cdot \frac{1}{1} \cdot \frac{1}{1} \cdot \frac{1}{0} \cdot \frac{1$$

At the *i*th stage:

Input:

 c_i is the carry-in


Output:

 s_i is the sum

 c_{i+1} carry-out to $(i+1)^{st}$

state


Addition logic for a single stage



Full Adder (FA): Symbol for the complete circuit for a single stage of addition.

n-bit adder


- Cascade *n* full adder (FA) blocks to form a *n*-bit adder.
- Carries propagate or ripple through this cascade, <u>n-bit ripple carry adder.</u>



Carry-in c_0 into the LSB position provides a convenient way to perform subtraction.

Kn-bit adder

Kn-bit numbers can be added by cascading kn-bit adders.




Each *n*-bit adder forms a block, so this is cascading of blocks.


Carries ripple or propagate through blocks, <u>Blocked Ripple Carry Adder</u>

n-bit subtractor

- Recall X Y is equivalent to adding 2's complement of Y to X.
- •2's complement is equivalent to 1's complement + 1.
- $\bullet X Y = X + Y + 1$
- •2's complement of positive and negative numbers is computed similarly.



n-bit adder/subtractor (contd..)



- •Add/sub control = 0, addition.
- •Add/sub control = 1, subtraction.


Detecting overflows

- Overflows can only occur when the sign of the two operands is the same.
- Overflow occurs if the sign of the result is different from the sign of the operands.
- Recall that the MSB represents the sign.
 - x_{n-1} , y_{n-1} , s_{n-1} represent the sign of operand x, operand y and result s respectively.
- Circuit to detect overflow can be implemented by the following logic expressions:

$$Overflow = x_{n-1}y_{n-1}\bar{s}_{n-1} + \bar{x}_{n-1}\bar{y}_{n-1}s_{n-1}$$


$$Overflow = c_n \oplus c_{n-1}$$

Computing the add time




Consider 0th stage:

- • c_1 is available after 2 gate delays.
- • s_1 is available after 1 gate delay.



Computing the add time (contd..)

Cascade of 4 Full Adders, or a 4-bit adder



- • s_0 available after 1 gate delays, c_1 available after 2 gate delays.
- • s_1 available after 3 gate delays, c_2 available after 4 gate delays.
- • s_2 available after 5 gate delays, c_3 available after 6 gate delays.
- • s_3 available after 7 gate delays, c_4 available after 8 gate delays.

For an *n*-bit adder, s_{n-1} is available after 2n-1 gate delays c_n is available after 2n gate delays.

Fast addition

Recall the equations:

$$s_i = x_i \oplus y_i \oplus c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

Second equation can be written as:

$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

We can write:

$$c_{i+1} = G_i + P_i c_i$$

$$where G_i = x_i y_i \text{ and } P_i = x_i + y_i$$

- $\bullet G_i$ is called generate function and P_i is called propagate function
- • G_i and P_i are computed only from x_i and y_i and not c_i , thus they can be computed in one gate delay after X and Y are applied to the inputs of an n-bit adder.


Carry lookahead

$$\begin{split} c_{i+1} &= G_i + P_i c_i \\ c_i &= G_{i-1} + P_{i-1} c_{i-1} \\ \Rightarrow c_{i+1} &= G_i + P_i (G_{i-1} + P_{i-1} c_{i-1}) \\ continuing \\ \Rightarrow c_{i+1} &= G_i + P_i (G_{i-1} + P_{i-1} (G_{i-2} + P_{i-2} c_{i-2})) \\ until \\ c_{i+1} &= G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + ... + P_i P_{i-1} ... P_1 G_0 + P_i P_{i-1} ... P_0 c_0 \end{split}$$

- •All carries can be obtained 3 gate delays after X, Y and c_0 are applied.
 - -One gate delay for P_i and G_i
 - -Two gate delays in the AND-OR circuit for c_{i+1}
- ·All sums can be obtained 1 gate delay after the carries are computed.
- •Independent of n, n-bit addition requires only 4 gate delays.
- ·This is called **Carry Lookahead** adder.

Multiplication

Multiplication of unsigned numbers



Product of 2 *n*-bit numbers is at most a 2*n*-bit number.


Unsigned multiplication can be viewed as addition of shifted versions of the multiplicand.

Multiplication of unsigned numbers (contd..)

- We added the partial products at end.
 - Alternative would be to add the partial products at each stage.
- Rules to implement multiplication are:
 - If the *i*th bit of the multiplier is 1, shift the multiplicand and add the shifted multiplicand to the current value of the partial product.
 - Hand over the partial product to the next stage
 - Value of the partial product at the start stage is 0.


Multiplication of unsigned numbers

Typical multiplication cell



Combinatorial array multiplier

Combinatorial array multiplier



Product is: $p_7, p_6, ..., p_0$

Multiplicand is shifted by displacing it through an array of adders.


Combinatorial array multiplier (contd..)

- Combinatorial array multipliers are:
 - Extremely inefficient.
 - Have a high gate count for multiplying numbers of practical size such as 32bit or 64-bit numbers.
 - Perform only one function, namely, unsigned integer product.
- Improve gate efficiency by using a mixture of combinatorial array techniques and sequential techniques requiring less combinational logic.


Sequential multiplication

- Recall the rule for generating partial products:
 - If the ith bit of the multiplier is 1, add the appropriately shifted multiplicand to the current partial product.
 - Multiplicand has been shifted <u>left</u> when added to the partial product.
- However, adding a left-shifted multiplicand to an unshifted partial product is equivalent to adding an unshifted multiplicand to a right-shifted partial product.

Sequential Circuit Multiplier



Sequential multiplication (contd..)



Signed Multiplication

Signed Multiplication

• Considering 2's-complement signed operands, what will happen to $(-13)\times(+11)$ if following the same method of unsigned multiplication?

Sign extension of negative multiplicand.

Signed Multiplication

- For a negative multiplier, a straightforward solution is to form the 2's-complement of both the multiplier and the multiplicand and proceed as in the case of a positive multiplier.
- This is possible because complementation of both operands does not change the value or the sign of the product.
- A technique that works equally well for both negative and positive multipliers – Booth algorithm.

 Consider in a multiplication, the multiplier is positive 0011110, how many appropriately shifted versions of the multiplicand are added in a standard procedure?

Mul	tiplier	Version of multiplicand	
Bit i	Bit <i>i-</i> 1	selected by bilt	
0	0	0 X M	
0	1	+1 XM	
1	0	–1 XM	
1	1	0 X M	

Booth multiplier recoding table.

• In general, in the Booth scheme, -1 times the shifted multiplicand is selected when moving from 0 to 1, and +1 times the shifted multiplicand is selected when moving from 1 to 0, as the multiplier is scanned from right to left. Ex:


```
0 0 1 0 1 1 0 0 1 1 1 0 1 0 1 1 0 0

0 +1 -1 +1 0 -1 0 +1 0 0 -1 +1 -1 +1 0 -1 0 0
```

Booth recoding of a multiplier.

Booth multiplication with a negative multiplier.

- Best case a long string of 1's (skipping over 1s)
- Worst case 0's and 1's are alternating



 Refer to Booth algorithm and Modi 	find hooth algorithm
Refer to booth algorithm and moun	neu boom aigorium
	O
:11	
illustration	

Integer Division

Manual Division

Longhand division examples.

Simple Integer Division: Pencil-Paper Method

Let, Dividend, D=1001011 Divisor, M=1000

$$1000 | 1001011 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000$$

Longhand Division Steps

- Position the divisor appropriately with respect to the dividend and performs a subtraction.
- If the remainder is zero or positive, a quotient bit of 1 is determined, the remainder is extended by another bit of the dividend, the divisor is repositioned, and another subtraction is performed.
- If the remainder is negative, a quotient bit of 0 is determined, the dividend is restored by adding back the divisor, and the divisor is repositioned for another subtraction.

Fixed Point Division

C = a*b

C =a/b; ❖ Restoring Division ❖ Non-Restoring Division

Circuit Arrangement





Figure 6.21. Circuit arrangement for binary division.

Restoring Division

- Shift A and Q left one binary position
- Subtract M from A, and place the answer back in A
- If the sign of A is 1, set q₀ to 0 and add M back to A (restore A); otherwise, set q₀ to 1
- Repeat these steps *n* times

Flow chart representation



Examples





Figure 6.22. A restoring-division example.

Example $7 \div 3$

Solution:

Quotient =0010=2 Remainder=0001=1




Non-restoring Division

Modifying the basic division algorithm by eliminating restoring step is non-restoring division


Algorithm


- 1. Start by initializing register A to 0 and repeat steps (2-4) n times
- 2. If A is positive,
 - 2.1 Shift A and Q left by one bit position
 - 2.2 Subtract M from A
- 3. If A is negative
 - 3.1 Shift A and Q left by one bit position
 - 3.2 Add M to A
- 4. If A is positive, set Q₀ to 1, else Q₀ to 0
- 5. If A is negative, add M to A as a final corrective step

Non-Restoring Division Flowchart



Examples






A nonrestoring-division example.

Example $7 \div 3$

Q=7=0111 M=3=0011

Solution:

Quotient =0010=2 Remainder=0001=1



Floating-Point Numbers and Operations

Going Beyond Integers: Floating Point

Programming languages support numbers with real numbers i.e., fractions

These fractions are floating point numbers

Examples:

 π =Pi value is 3.14159.....

e= Euler Number is 2.71828.....

Nanoseconds in a day=86,400,000,000,000 ns

The last numbers is large integer that cannot fit in 32-bit integer.

Floating Point Numbers: Scientific Notation

We use *scientific notation* to represent fraction/floating point numbers. It has single digit to the left of decimal point.

A number 0.00000001_{ten} can be represented as $1.0_{\text{ten}} \times 10^{-9}$

Small number:

Mass of neutron=1.67 x 10⁻²⁷ kg Seconds in nanosecond=1.0 x 10⁻⁹ s

Large number:

Mass of earth=5.92 x 10²⁴ kg Seconds in a century=3.16 x 10⁹ s Nanoseconds in a day=8.64 x 10¹³ ns

Scientific notation

Fixed point representation suffers from a drawback that the representation can only represent a finite range (and quite small) range of numbers.


A more convenient representation is the scientific representation, where the numbers are represented in the form:

$$x = m_1.m_2m_3m_4 \times b^{\pm e}$$

Components of these numbers are:


Mantissa (m), implied base (b), and exponent (e)

A sample representation



Floating Point Representation: IEEE 754 Standard

A floating point number is represented using three fields: sign bit, exponent and fraction field



The above is the IEEE 754 single precision floating point format

S for Sign: 1-bit

0 is positive and 1 is negative

E is exponent field: 8 bits

F is Fraction field: 23 bits

This exponent and fraction size give computer arithmetic an extraordinary range.

IEEE 754 Floating Point Standard Cntd...


Possibility: numbers(large)

Overflow: Overflow interrupts can occur in floating-point arithmetic. Overflow means that the exponent is too large to be represented in the exponent field. In more specific if positive exponent becomes too large to fit in the exponent field.

Underflow: When a negative exponent becomes too large to fit in the exponent field.

IEEE 754 Floating Point Standard Cntd...

Underflow or overflow problems: solved using *exponent(larger)* The following is IEEE 754 double precision floating point format.



This floating point number takes two 32-bit word. S is single bit sign, 11-bits exponent field, 52-bits fraction field.

Floating Point Numbers: Normalized Scientific Notation

Floating point numbers should be *normalized*. A number in scientific notation that has no leading 0s is called normalized number.

One non-zero digit should appear before the decimal point. In decimal, this digit should be from 1 to 9. In binary, this digit should be 1.

Example:

1.0 x 10⁻⁹ is normalized scientific notation

0.1 x 10⁻⁸ is not normalized scientific notation

10.0 x 10⁻¹⁰ is not normalized scientific notation

```
The procedure for normalizing a floating point number is:

Do (until MSB of mantissa = = 1)

Shift the mantissa left (or right)

Decrement (increment) the exponent by 1

end do
```

Biased Exponent Representation

IEEE 754: exponent -biased representation

For single precision, IEEE 754 uses a bias of 127.

General representation for a single precision number is $(-1)^{S} \times (1 + Fraction) \times 2^{(Exponent - 127)}$

So -1 is represented as -1+127=126₁₀= 0111 1110₂(Exponent) +1 is represented as $1+127=128_{10}=1000\ 0000_2$

In general, excess-p coding is represented as:

$$E' = E_{true} + p$$

For double precision, IEEE 754 uses a bias of 1023.

Exercise 1:

Question: Show the IEEE 754 binary representation of the number -0.75_{10} in single and double precision.

Solution:

-0.75₁₀ is represented in binary as -.11₂ Scientific Notation value=-.11₂ x 2⁰

Normalized Scientific Notation value=-1.12 x 2-1

General representation for a single precision number is (-1)^S x (1 + Fraction) x 2^(Exponent - 127)

Similarly the given number in general representation is

$$(-1)^1 \times (1 + .1) \times 2^{(126-127)}$$

The single precision binary representation of -0.75₁₀ is then

Exercise 2:

Question: Show the IEEE 754 binary representation of the number 9.75_{10} in single precision.

Solution:

9.75₁₀ is represented in binary as **1001.11**₂

Normalized Scientific Notation value = 1.00111₂ x 2³

General representation for a single precision number is (-1)^S x (1 + Fraction) x 2^(Exponent - 127)

Similarly the given number in general representation is

 $(-1)^0 \times (1 + .00111) \times 2^{(130-127)}$

The single precision binary representation of 9.75₁₀ is then

0 10000010 0011100000000000000000

Exercise 3: Find the decimal value for the given IEEE 754 binary representation

Question:

What number is represented by the single-precision float 11000000101000...00

Solution:

```
S = 1

Exponent = 10000001_2 = 129

Fraction = 01000...00_2

Decimal, x = (-1)^1 \times (1 + 01_2) \times 2^{(129-127)}


= (-1) \times 1.25 \times 2^2

= -5.0_{10}
```

Floating Point Arithmetic: ADD/SUB rule

- Choose the number with the smaller exponent.
- Shift its mantissa until the exponents of both the numbers are equal.
- Add or subtract the mantissas.
- Determine the sign of the result.
- Normalize the result if necessary and truncate/round to the number of mantissa bits.

Note: This does not consider the possibility of overflow/underflow.



Floating Point Addition

Question: Consider a 4-digit decimal: $9.999 \times 10^1 + 1.50 \times 10^{-1}$. Assume we can store only four decimal digits of the significand and two decimal digits of the exponent.

Solution:

- 1. Align decimal points to match the exponents. Shift number with smaller exponent $9.999_{10} \times 10^1 + 0.015_{10} \times 10^1$
- 2. Addition of significands

Hence the sum is 10. $014_{10} \times 10^{1}$

- 3. Adjust the sum to normalized scientific notation
 1.0014 × 10²
- 4. Since we assumed that the significand can be only four digits long, we should round the answer.

Answer: 1.002 × 102

Floating Point Addition

Question: Add 0.5_{10} and -0.4375_{10} in binary.

Answer:

Convert decimal to normalized scientific notation of binary

$$0.5_{10}$$
 and $-0.4375_{10} = 1.000_2 \times 2^{-1} + -1.110_2 \times 2^{-2}$

1. Align binary points to match the exponents

Shift number with smaller exponent

$$1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1}$$

2. Addition of significands


$$1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1} = 0.001_2 \times 2^{-1}$$

- 3. Normalize result, Adjust the sum to normalized scientific notation $1.000_2 \times 2^{-4}$, with no over/underflow
- 4. Round the sum if necessary

The sum is $1.000_2 \times 2^{-4}$ (no change) = 0.0625_{10}

Floating Point Multiplication

- Add the exponents.
- Subtract the bias.
- Multiply the mantissas and determine the sign of the result.
- Normalize the result (if necessary).
- Truncate/round the mantissa of the result.



Floating Point Multiplication

Question: Consider a 4-digit decimal $1.110_{10} \times 10^{10} \times 9.200_{10} \times 10^{-5}$

Solution:

1. Add exponents

New exponent =
$$10 + -5 = 5$$

2. Multiply significands

$$1.110_{10} \times 9.200_{10} = 10.212_{10} \Rightarrow 10.212 \times 10^{5}$$

3. Normalize the result

$$1.0212 \times 10^{6}$$

4. Round and renormalize if necessary

5. Determine sign of result from signs of operands

$$+1.021 \times 10^{6}$$

Floating Point Multiplication

Question: Multiply in binary 0.5₁₀ × -0.4375₁₀ Solution:

Convert decimal to normalized scientific notation of binary 0.5₁₀ and -0.4375₁₀ =1.000₂ × 2⁻¹ + -1.110₂ × 2⁻²

1. Add exponents

Unbiased:
$$-1 + -2 = -3$$

Biased: $(-1 + 127) + (-2 + 127) = -3 + 254 - 127 = -3 + 127$

2. Multiply significands

$$1.000_2 \times 1.110_2 = 1.1102 \implies 1.110_2 \times 2^{-3}$$

■ 3. Normalize result & check for over/underflow 1.110, × 2⁻³ (no change) with no over/underflow

4. Round and renormalize if necessary

5. Determine sign: +ve x -ve ⇒ -ve

$$-1.110_2 \times 2^{-3} = -0.21875$$

Floating point arithmetic: DIV rule

- Subtract the exponents
- Add the bias.
- Divide the mantissas and determine the sign of the result.
- Normalize the result if necessary.
- Truncate/round the mantissa of the result.

Note: Multiplication and division does not require alignment of the mantissas the way addition and subtraction does.

Guard bits

- While adding two floating point numbers with 24-bit mantissas, we shift
 the mantissa of the number with the smaller exponent to the right until
 the two exponents are equalized.
- This implies that mantissa bits may be lost during the right shift (that is, bits of precision may be shifted out of the mantissa being shifted).
- To prevent this, floating point operations are implemented by keeping guard bits, that is, extra bits of precision at the least significant end of the mantissa.
- The arithmetic on the mantissas is performed with these extra bits of precision.
- After an arithmetic operation, the guarded mantissas are:
 - Normalized (if necessary)
 - Converted back by a process called truncation/rounding to a 24-bit mantissa.

Truncation/rounding

- Straight chopping:
 - The guard bits (excess bits of precision) are dropped.
- Von Neumann rounding:
 - If the guard bits are all 0, they are dropped.
 - However, if any bit of the guard bit is a 1, then the LSB of the retained bit is set to 1.
- Rounding:
 - If there is a 1 in the MSB of the guard bit then a 1 is added to the LSB of the retained bits.

Rounding

- Rounding is evidently the most accurate truncation method.
- However,
 - Rounding requires an addition operation.
 - Rounding may require a renormalization, if the addition operation denormalizes the truncated number.
- IEEE uses the rounding method.