

## B.Sc. ( Computer Science )

Subject :


Exp. No.: 7

Class :

Batch :

Date :

Name: <u>Veelant Adson</u> .....	Roll No. ....	Remarks :
Title: <u>To study the operation of bi-operation of shift register and to observe its output</u>		Date :



Incomplete for  
Diagram  
Observation  
Calculation / units  
Graph Procedure  
Precautions  
Results  
Late Submission

Aim:- To study the operation of bi-operation of shift register and to observe its output.

Equipments:- Trainer kit and connecting wire.

Theory:- ▶ The IC 7495 shift register has 4-bit word capacity and has provision for serial and parallel output.

- ▶ It can be loaded by serial as well as parallel data inputs and has the capacity to provide the left shift and right shift function.
- ▶ The mode controls and two clock determine the function which the shift register will perform. (shift right or shift left)

When mode controls  $M = \text{low}$ : right shift operation

- With mode control  $M$  low, one input of all AND gates No.2 and enable all AND gate No.1
- Register does not accept parallel data but accept serial data and reaches to the input to 1<sup>st</sup> flip flop
- Now output of each flip-flop is applied to JK input of next flip flop through AND gates No.1 and NOT gate No.3 except ffa.
- This serial shift register arrangement, in which serial input is shifted to right after application of every clock pulse and register works as right shift register.

When mode controls  $M = \text{high}$ : left shift operation

- One input of all AND gates No.1 is low, and one input of all AND gate No.2 is high. This



disables all gate No. 2.

- Register does not accept serial data but accept parallel data. If data is connected to PD input, it reaches the J input of flip flop A (last f.f) and if externally Q<sub>A</sub> is connected to P<sub>C</sub>, Q<sub>C</sub> connected to P<sub>B</sub> and Q<sub>B</sub> is connected to P<sub>A</sub>, then circuit arrangement works as left shift register.

Serial input ~~output~~ Parallel output (SIPO) and serial Input serial output (SISO)

- When  $M = \text{low}$ , data is applied at serial input.
- When clock pulses are applied then 4-bit data stored in flip-flop is available at the output of each flip-flop.
- So register works as serial input parallel output (SIPO). If again 4 clock pulses are applied and output is taken from last flip flop then data is available serially and shift register works as SISO shift register.

Parallel input parallel output (PIPO) and parallel input serial output (PISO)

- When  $M = \text{high}$  and if parallel 4-bit data is connected at P<sub>A</sub> to P<sub>D</sub> and clock pulse is applied, then 4-bit data is stored in 4-bit flip flop, is available at each output of flip flop. Hence it works as PISO shift register.
- When  $M$  is high and parallel data at P<sub>A</sub>

to  $P_D$  is applied.

- When clock pulse is applied, 4-bit parallel data gets stored in Flip-flop.
- If  $M$  is made down and 4 clock pulses are applied then serial data output at last D flip-flop.
- shift register works as PISO shift register.

### Test Procedure:-

PART (A): Serial in parallel out:

1. Connect the circuit as per circuit diagram.
2. Connect the +5V power supply between pin 14 to 7.
3. Apply series data at  $S_D$  input i.e. pin 1 and ground to pin no. 6.
4. Apply clock pulse one by one at clock input i.e. pin no. 9.
5. Connect pin no.s 10, 11, 12, 13 i.e. ( $Q_D, Q_C, Q_B, Q_A$ ) to output LED's.
6. Observe the output of  $Q_A, Q_B, Q_C, Q_D$  on LED.
7. Write the output in the observation table.

PART (B):- serial in serial out

1. Connect the circuit as per the diagram.
2. Connect the +5V power supply between pin 14 and pin 7.
3. Apply the series data at  $S_D$  input i.e. pin 1 and ground to pin no. 6.
4. Apply clock pulse one by one at clock input i.e. pin no. 9.
5. Connect pins no.s 10, 11, 12, 13 i.e. ( $Q_D, Q_C, Q_B, Q_A$ ) to



output LED's.

6. For serial out consider only QA output.
7. Write the output in the observation table.

Part (c): Parallel in parallel out

1. Connect the circuit as per the circuit diagram.
2. Connect the +5V power supply between pin 14 to pin 7.
3. Apply parallel data ABCD at pin no. 2, 3, 4 and 5V to pin no. 6.
4. Apply clock pulse one by one at clock input i.e. pin no. 8.
5. Connect pin no.s 10, 11, 12, 13 i.e. (QD, QC, QB, QA) to output LED's.
6. Observe the output of QA, QB, QC, QD on LED.
7. Write the output in the observation table.

Part D:- parallel in serial out

1. Connect the circuit as per circuit diagram.
2. Connect the +5V power supply between pin 14 to pin 7.
3. Apply series data at serial input i.e. pin 1 and 5V to pin no. 6.
4. Apply clock pulse one by one at clock input i.e. pin no. 8.
5. Connect pin no. 2 to pin no. 12, pin no. 3 to pin no. 11, pin no. 4 to pin no. 10.
6. Connect pin no.s 10, 11, 12, 13 i.e. (QD, QC, QB, QA) to output LED's.
7. Observe the output at QA, QB, QC, QD on LED.
8. Write the output in the observation table.

DR. VISHWANATH KARAD  
MIT - WORLD PEACE UNIVERSITY

Part (c) Serial in parallel out (left shift)

Input		Output			
S <sub>D</sub>	Clock Pulse	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
1	0	x	x	x	1
0	1	x	x	1	0
1	2	x	1	0	1
1	3	1	0	1	1
	4	0	1	1	1

Result :- All truth tables are successfully verified practically and theoretically :-