CodTech Internship - Task 1: ALU Design

Submitted By: Aryan Tyagi

Language Used: Verilog

Simulation Tool: ModelSim / Vivado

ALU Verilog Code

```
module ALU (
    input [3:0] A,
    input [3:0] B,
    input [2:0] opcode,
    output reg [3:0] result
);
always @(*) begin
    case (opcode)
        3'b000: result = A + B;
        3'b001: result = A - B;
        3'b010: result = A & B;
        3'b011: result = A | B;
        3'b100: result = ~A;
        default: result = 4'b0000;
    endcase
end
```

ALU Testbench Code

endmodule

CodTech Internship - Task 1: ALU Design

```
A = 4'b1100; B = 4'b1010; opcode = 3'b011; #10;
A = 4'b1010; opcode = 3'b100; #10;
$finish;
end
```

endmodule