

Digital Logic Design

(ECE 1003)

Dr. Mohan Bansal
Sr. Assistant Professor




VIT[®]
AP

307H AB-2
School of Electronics
VIT-AP University

Sequential Logic Circuit Design Module III


Combinational Circuits (Recall)

- Logic circuits for digital systems may be combinational or sequential.
- A combinational circuit consists of input variables, logic gates, and output variables.
- Present output depends only on the the present input.
- There is no memory and feedback in combinational circuits.




Block Diagram of Combinational Circuit

Sequential Circuits




- A sequential logic circuit consists of a combinational circuit and a memory element.

Sequential Circuits




- A sequential logic circuit consists of a combinational circuit and a memory element.
- Present output depends on the the present input and past output.

Sequential Circuits



- A sequential logic circuit consists of a combinational circuit and a memory element.
- Present output depends on the the present input and past output.
- There is a memory and feedback path in the sequential circuits.

Sequential Circuits



- A sequential logic circuit consists of a combinational circuit and a memory element.
- Present output depends on the the present input and past output.
- There is a memory and feedback path in the sequential circuits.
- The sequential circuit is capable to store the binary information.

Classification of the sequential logic circuits

Digital Logic
Design

Sequential
Logic Circuits

Latches and
Flip flops

Synchronous Seq. Circuit	Asynchronous Seq. Circuit
---------------------------------	----------------------------------

Classification of the sequential logic circuits

Synchronous Seq. Circuit	Asynchronous Seq. Circuit
1. A clocked flip flop act as a memory element	2. An unclocked flip flop act as a memory element

Classification of the sequential logic circuits

Synchronous Seq. Circuit	Asynchronous Seq. Circuit
1. A clocked flip flop act as a memory element	2. An unclocked flip flop act as a memory element
2. It is slower due to clock	3. Faster as clock is not present

Classification of the sequential logic circuits

Synchronous Seq. Circuit	Asynchronous Seq. Circuit
1. A clocked flip flop act as a memory element	2. An unclocked flip flop act as a memory element
2. It is slower due to clock	3. Faster as clock is not present
3. The output of the circuit is affected only at the active edge of clock.	4. The output of these circuits may change at any instant as soon as input is changed.

Classification of the sequential logic circuits

Synchronous Seq. Circuit	Asynchronous Seq. Circuit
1. A clocked flip flop act as a memory element	2. An unclocked flip flop act as a memory element
2. It is slower due to clock	3. Faster as clock is not present
3. The output of the circuit is affected only at the active edge of clock.	4. The output of these circuits may change at any instant as soon as input is changed.
4. Flip flops are used in synchronous sequential circuits	5. Latches are used in the asynchronous sequential circuits.

Latches and Flip flops

- Latches and flip flops are the basic elements and these are used to store information.

Latches and Flip flops

- Latches and flip flops are the basic elements and these are used to store information.
- Latches and FF consists with two outputs Q and \bar{Q} , which is complement to each other.

Latches and Flip flops

- Latches and flip flops are the basic elements and these are used to store information.
- Latches and FF consists with two outputs Q and \bar{Q} , which is complement to each other.
- One flip flop or one latch can store one bit of data.

Latches and Flip flops

- Latches and flip flops are the basic elements and these are used to store information.
- Latches and FF consists with two outputs Q and \bar{Q} , which is complement to each other.
- One flip flop or one latch can store one bit of data.
- Flip flop is edge triggered and the latch is the level triggered or untriggered.

Latches and Flip flops


- Latches and flip flops are the basic elements and these are used to store information.
- Latches and FF consists with two outputs Q and \bar{Q} , which is complement to each other.
- One flip flop or one latch can store one bit of data.
- Flip flop is edge triggered and the latch is the level triggered or untriggered.
- A latch checks input continuously and changes the output whenever there is a change in input.

Latches and Flip flops

- Latches and flip flops are the basic elements and these are used to store information.
- Latches and FF consists with two outputs Q and \bar{Q} , which is complement to each other.
- One flip flop or one latch can store one bit of data.
- Flip flop is edge triggered and the latch is the level triggered or untriggered.
- A latch checks input continuously and changes the output whenever there is a change in input.
- But, the flip flop is a combination of latch and clock that continuously checks input and changes the output time adjusted by the clock.

Edge Triggering


Triggers on this edge
of the clock pulse



Positive Edge Triggering


Edge Triggering

Triggers on this edge
of the clock pulse




Positive Edge Triggering

Triggers on this edge
of the clock pulse




Negative Edge Triggering

Level Triggering




Level Triggering

Triggers on high clock level



High Level Triggering

Triggers on low clock level



Low Level Triggering

Timing diagram of flip flop ($Q = D$)




Figure: Timing diagram of Flip flop

- From the timing diagram it is clear that the output Q changes only at the positive edge of the clock.

Timing diagram of flip flop ($Q = D$)




Figure: Timing diagram of Flip flop

- From the timing diagram it is clear that the output Q changes only at the positive edge of the clock.
- At each positive edge the output Q becomes equal to the input D at that instant and this value of Q is held until the next positive edge

Timing diagram of Latch ($Q = D$)




Figure: Timing diagram of Latch

- A latch checks input continuously and changes the output whenever there is a change in input (Untriggered latch) .

Timing diagram of Latch ($Q = D$)




Figure: Timing diagram of Latch

- A latch checks input continuously and changes the output whenever there is a change in input (Untriggered latch) .
- From the timing diagram it is clear that the output Q changes at the positive level of the clock (Level triggered).

Timing diagram of Latch ($Q = D$)




Figure: Timing diagram of Latch

- A latch checks input continuously and changes the output whenever there is a change in input (Untriggered latch) .
- From the timing diagram it is clear that the output Q changes at the positive level of the clock (Level triggered).
- When clock is high, output Q will be equal to input D .

Timing diagram of Latch ($Q = D$)




Figure: Timing diagram of Latch

- A latch checks input continuously and changes the output whenever there is a change in input (Untriggered latch) .
- From the timing diagram it is clear that the output Q changes at the positive level of the clock (Level triggered).
- When clock is high, output Q will be equal to input D .
- When clock is low, the output Q will be the last value of the output till next positive clock.