

TCMP and CHIPPER Router design for Power Efficient Network on Chips

Ashish A. Mulajkar
School of Electronics & Electrical
Engineering
Lovely Professional University,
Punjab, India
ashishmulajkar86@gmail.com

Sanjeet K. Sinha
School of Electronics & Electrical
Engineering
Lovely Professional University,
Punjab, India
sanjeet.22690@lpu.co.in

Govind Singh Patel
Department of Electronics &
Communication Engineering
IIMT College of Engineering, Greater
Noida, UP
govindpatel1104@gmail.com

Abstract— Network on Chip (NoC) is an emerging design platform for on chip connections which overcomes issues faced by conventional bus build communication. The main aim in design of any NoC is to reduce average latency and deflection rate without reducing the operating speed. To overcome the surge in design area as well as Static and Dynamic power consumption issues in case on normal VC (Virtual Channel) based router, deflection routing concept has been suggested. The routing process used in case of BLESS (Buffer Less Router) depends upon deflection of packets to an unintended port. To curtail excess power consumption and design area, researchers have come up with buffer less and littlest buffer router. In this paper Tiled Chip Multiple Processor (TCMP) and CHIPPER router parameter details are discussed. Permutation deflection logic is used in this paper. Results shows that as compared to normal VC Buffer router, CHIPPER Router reduces Normalized Router area by 36.2% compared to BLESS Router, Normalized Critical Path is reduced by 29.1% while is almost same as compared to a normal VC Buffer Router

Keywords- Network on Chip, Tiled Chip Multiple Processor, CHIPPER, latency, deflection

I. INTRODUCTION

Now a day's Network-on-chip has become essential modules in router design with far better results as compared with SoCs (System on chips). NoC is a better option to the bus based and ad hoc based seen in previous designs [2]. It provides low scalability, less latency and power among PEs (processing elements) connected on chip. The advanced bypass path technique is used in case of low traffic which reduces latency in the arrival of packets [3]. An NoC Router does the following functions VA: Virtual Channel Allocation, RC: Route Computation, BW: Buffer Write, ST: Switch Traversal and SA: Switch Allocation [9]. The order in which flits travel through the Virtual Channel is shown in figure 1 below. Area occupancy in the on chip design should also be reduces to improve the performance of the chip [13]. To discard cost of buffers an EB (Elastic Buffer) control technique is used in router design [4]. The use of Virtual Channel VCs [7] lowers area, latency as well as static and dynamic power of the chip. The parameters involved in efficient router design involve

Buffers, Arbiter, Virtual Channel Controller, Routing path Controller and Allocator [13]. Using power gating method [9] the static power can be reduced. TCMP creates thermal buffers which reduces temperature of adjacent tiles [18].



Figure 1. NoC Router Pipeline

II. NOC ROUTING

The typical bus concept implementation requires large Multiplexers and to solve problems of cache coherence. Hence the bus communications are not scalable for today's MPSoC structures [6].

Condition1: Suppose a cache misses request packet P1 with a destination address 13 injected into a router 7 in a 4x4 Mesh NoC that uses XY Routing. Following statements are true as derived from Figure 2.

12	13	14	15
8	9	10	11
4	5	6	7
0	1	2	3

Figure 2. 4x4 Mesh NoC packet flow structure

- P1 moves through router NoC 9
- Reply packet of P1 moves through router 14.
- Neither the request packet nor the reply packet passes through router 10.
On Chip router design aims to lower count of buffers [5] to increase SoC usable area. Control area overheads can be hided to reduce latency significantly. Impact related to less buffering also shrinks latency in router design by use of single cycle design.

Condition 2: A 25 core machine in which cores are organized as a regular Square Mesh Topology. A packet P1 is generated from core number 18 destined to core 6. The system follows minimal north last routing. The unique minimal paths from 18 to 6 are listed below.

18-17-16-11-6; 18-17-12-11-6; 18-17-12-7-6; 18-13-12-11-6; 18-13-12-7-6; 18-13-8-7-6

In all total we have 6 paths from 18 to 6 with minimal north last routing.

20	21	22	23	24
15	16	17	18	19
10	11	12	13	14
5	6	7	8	9
0	1	2	3	4

Figure 3. 5x5 Square Mesh Topology 25 core machine

III. NOC ROUTER SWITCH ARBITRATION

The age based switch allocation in XY Routing is given as
<packet number, age, source, destination>

<P1,2,15,2> , <P2,1,10,0> , <P3,3,11,12> , <P4,2,9,3>

The condition to be satisfied is if R is Router 10 in a 4x4 Router NoC. Switch Arbitration is done based on age based priority. If there is only packet competing for a desired output it is granted (in case of south and east). But if there are more packets competing for the same output port we can choose only one out of them which is having higher age [18]. As P3 is having higher age as compared P1, P3 is granted West port while P2 is buffered.




Figure 4. 8x8 Mesh NoC Topology with XY Routing

Figure 4 shows 8x8 Mesh NoC Topology with XY Routing

TABLE1. XY Routing Switch Arbitration Summary

Packet No	Age	Source	Dest	IP	OP-Req	OP-Status
P1	2	15	2	N	S	S
P2	1	10	0	L	W	*(Buffer)
P3	3	11	12	E	W	W
P4	2	9	3	W	E	E

N: North, L: Local, E:East, W: West

IV. PATTERN AND LATENCY

Injection: A process by which a Local tile creates a new packet and injects into a local port is called as Injection

Ejection: A process by which a packet is removed from router to a tile is called as Ejection

We have considered 8x8 Mesh NoC, XY Routing, 3 cycle router and 1 cycle link. Packets P1, P2 and P3 are given Source from 6, 24 and 50 respectively. Injection and Ejection are considered for 2 cycles each. CHIPPER Router is working with golden packets [19]

$$\text{Latency of packet} = [\text{hops} \times 4] + 4 \quad (1)$$

TABLE2. Transpose Pattern

Pkt. No.	Source	D_trans	Latency	D_bitrev	Latency
P1	6	48	$12 \times 4 + 4 = 52$	57	$12 \times 4 + 4 = 52$
P2	24	3	$6 \times 4 + 4 = 28$	39	$8 \times 4 + 4 = 36$
P3	50	22	$8 \times 4 + 4 = 36$	13	$8 \times 4 + 4 = 36$

V. PERFORMANCE ANALYSIS OF CHIPPER ROUTER

As compared to Normal VC router design advanced version CHIPPER shows reduced deflection rate and latency.

a. Normalized Router Area




Figure 5. Normalized Router Area Analysis

As compared to normal VC Buffer router, CHIPPER Router reduces Normalized Router area by 36.2% .Rather than going for sequential port allocation we are switching towards parallel port allocation called as Permutation deflection logic [19]

b. Normalized Critical Path

As compared to BLESS Router, CHIPPER Router reduces Normalized Critical Path by 29.1% while is almost same as compared to a normal Buffer Router




Figure 6. Normalized Critical Path Analysis

VI. CONCLUSION

A low cost technique to improve the performance of the NoC router is achieved by reduction of cycle time. The latency of the router is reduced significantly without hampering the efficiency of router. As compared with conventional buffer-less router average flit latency of CHIPPER is reduced by use of PDN (Permutation Deflection Network) which uses parallel output port allocation. Normalized Critical Path as well as Normalized Router area of CHIPPER router is reduced by 29.1% and 36.2% respectively.

VII. FUTURE SCOPE

The techniques discussed above can be applied for reducing normalized router area as well as Normalized critical path

VIII. ACKNOWLEDGEMENT

I express my sense of gratitude towards my Supervisor & Co-Supervisor for their valuable guidance at every stage of research study, also their contribution to solution of every problem at each stage.

I am also thankful to Department of Research Program, Lovely Professional University, Phagwara, Punjab for their valuable support.

Finally, I would like to thank all my friends for their valuable support and suggestions. Lastly I would also like to thank my family members for providing me support and confidence at each and every stage of research

REFERENCES

- [1]. Kumar, A., Peh, L. S., Kundu, P., & Jha, N. K. (2007, June). Express virtual channels: towards the ideal interconnection fabric. In ACM SIGARCH Computer Architecture News (Vol. 35, No. 2, pp. 150-161).
- [2]. Jain, T. N., Ramakrishna, M., Gratz, P. V., Sprintson, A., & Choi, G. (2011). Asynchronous bypass channels for multi-synchronous nocs: A router microarchitecture, topology, and routing algorithm. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 30(11), 1663-1676.
- [3]. Xin, L., & Choy, C. S. (2010, May). A low-latency NoC router with lookahead bypass. In *Proceedings of 2010 IEEE International Symposium on Circuits and Systems* (pp. 3981-3984).
- [4]. Michelogiannakis, G., & Dally, W. J. (2013). Elastic buffer flow control for on-chip networks. *IEEE Transactions on computers*, 62(2), 295-309.
- [5]. Mullins, R., West, A., & Moore, S. (2004, June). Low-latency virtual-channel routers for on-chip networks. In *Proceedings. 31st Annual International Symposium on Computer Architecture*, 2004. (pp. 188-197).
- [6]. Soteriou, V., Ramanujam, R. S., Lin, B., & Peh, L. S. (2009). A high-throughput distributed shared-buffer NoC router. *IEEE Computer Architecture Letters*, 8(1), 21-24.
- [7]. Jose, J., Shankar, J. S., Mahathi, K. V., Kumar, D. K., & Mutyam, M. (2011, December). BOFAR: buffer occupancy factor based adaptive router for mesh NoCs. In *Proceedings of the 4th International Workshop on Network on Chip Architectures* (pp. 23-28).
- [8]. Mondal, H. K., Gade, S. H., Kaushik, S., & Deb, S. (2017). Adaptive multi-voltage scaling with utilization prediction for energy-efficient wireless NoC. *IEEE Transactions on Sustainable Computing*, 2(4), 382-395.
- [9]. Zheng, H., & Louri, A. (2018). EZ-Pass: An Energy & Performance-Efficient Power-Gating Router Architecture for Scalable NoCs. *IEEE Computer Architecture Letters*, 17(1), 88-91.
- [10]. Mondal, H. K., Gade, S. H., Kishore, R., & Deb, S. (2015, December). Power-and performance-aware fine-grained reconfigurable router architecture for NoC. In *2015 Sixth IEEE International Green and Sustainable Computing Conference (IGSC)* (pp. 1-6).
- [11]. Li, C., Dong, D., Lu, Z., & Liao, X. (2018). RoB-Router: A Reorder Buffer Enabled Low Latency Network-on-Chip Router. *IEEE Transactions on Parallel and Distributed Systems*, 29(9), 2090-2104.
- [12]. Rechal, G., & Ismail, M. (2014). A systematic design methodology for low-power nocs. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 22(12), 2585-2595.
- [13]. Ashish Mulajkar & Govind S Patel (2019) 3D Torus Router Architecture for Efficient NoC Design, *Think India Journal* , 22 (16),228-233
- [14]. Zheng, H., & Louri, A. (2017). Ez-pass: An energy & performance-efficient power-gating router architecture for scalable nocs. *IEEE Computer Architecture Letters*, 17(1), 88-91.
- [15]. Mulajkar, A. A., Patel, G. S., Sinha, S. K., Tripathi, S. L., & Saxena, S. 3D Torus Router Architecture For Efficient Network on Chip Design.
- [16]. Shelke, S. K., Rajput, P. J., & Bari, S. (2017, January). Implementation & comparison of different oscillators for ISM and WI-FI band applications. In *2017 11th International Conference on Intelligent Systems and Control (ISCO)* (pp. 332-335). IEEE.
- [17]. Mukhedkar, M., Powar, P., & Gaikwad, P. (2015, December). Secure non real time image encryption algorithm development using cryptography & steganography. In *2015 Annual IEEE India Conference (INDICON)* (pp. 1-6). IEEE
- [18]. Kulkarni, A., Rani, K., Agarwal, S., Mahajan, S. P., & Kapoor, H. K. (2018, December). Towards Analysing the Effect of Hybrid Caches on the Temperature of Tiled Chip Multi-Processors. In *2018 IEEE International Symposium on Smart Electronic Systems (iSES)(Formerly iNiS)* (pp. 52-57). IEEE.
- [19]. Kunthara, R. G., James, R. K., Sreeba, S. Z., & Jose, J. (2018, December). ReDC: Reduced Deflection CHIPPER Router for Bufferless NoCs. In *2018 8th International Symposium on Embedded Computing and System Design (ISED)* (pp. 204-209). IEEE.
- [20]. Shelke S. K. & Patel G. S. (2020, Low Power High Frequency Implementation of Image Filtering using Improved Median Filtering, *International Journal of Advanced Science and Technology*, Vol. 29, No. 4s, (March 2020), pp. 1833-1843.
- [21]. Shelke S. K., & Patel G. S Analysis of complete image processing system and design of improved compression system, *Think India*, ISSN: 0971-1260, Vol. 22, Issue 16, August 2019, pp. 1161-1169.
- [22]. Shelke, S. K., Nitnaware, V. N., & Rode, S. (2017, January). Design of ring oscillator with better temperature, supply voltage & process stability with 32nm FDSOI transistor for ISM band application. In *2017 11th International Conference on Intelligent Systems and Control (ISCO)* (pp. 311-313). IEEE. IEEE.
- [23]. Moreshe M. Mukhedkar, Dr. Uttam D. Kolekar, "Development of Optimized and Secure Routing Algorithm using AODV, ACO and LSB Steganography for Mobile Ad-Hoc Network", *Journal of Advanced Research in Dynamical and Control Systems (JARDCS)*, Vol. 11, issue 9, pp. 560-568, Sept 2019
- [24]. Moreshe M. Mukhedkar, Dr. Uttam D. Kolekar, "E-TDGO: An Encrypted Trust based dolphin glowworm optimization for secure routing in mobile ad-hoc network", *International Journal of Communication Systems*, Wiley publication, Vol. 33, issue 7, May 2020.
- [25]. Moreshe M. Mukhedkar, Dr. Uttam D. Kolekar, "Trust-Based Secure Routing in Mobile Ad Hoc Network Using Hybrid Optimization Algorithm", *The Computer Journal*, Oxford University Press, Vol. 62, issue 10, pp. 1528-1545, Oct 2019.
- [26]. Shelke, S. K., Rajput, P. J., & Bari, S. (2017, January). Implementation & comparison of different oscillators for ISM and WI-FI band applications. In *2017 11th International Conference on Intelligent Systems and Control (ISCO)* (pp. 332-335). IEEE.