



## **MARWADI UNIVERSITY**

## **Faculty of TECHNOLOGY**

## COMPUTER ENGINEERING/INFORMATION TECHNOLOGY

B.TECH. SEM: 4 SUMMER: 2019

Subject: - computer organization & architecture (01CE0402) Date: 11/4/2019 Total Marks:-100 Time: - 03:00 hours **Instructions:** 1. All Questions are Compulsory. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. **Question: 1.** (a) Answer below the given MCQs [10] 1. Below is not type of Micro-operation. A: Register transfer B: Arithmetic C: Logic D: Floating point 2. Full for of RISC architecture is: A: Reduced instruction set computer(RISC) C: Reduced instruction size computer(RISC) B: Resized instruction set computer(RISC) D: none of above 3. Each stage of pipelining should be completed within \_\_\_\_\_ cycle. C: 2 D: Undefined A: 0 B:14. In reverse polish notation, expression A\*B+C\*D is written as A: AB\*CD\*+ C: AB\*CD+\* B: A\*BCD\*+ D: A\*B\*CD+ 5. SIMD represent an organization that C: includes many processing unit under the A: refers to a computer system capable of processing several programs at the same time supervision of a common control unit. B: represents organization of single computer D: none of the above. containing a control unit, processor unit and a memory unit. 6. Floating point representation is used to store A: Boolean values B: whole numbers C: real integers D: integers 7. In computers, subtraction is generally carried out by A: 9's complement B: 10's complement C: 1's complement D: 2's complement 8. What characteristic of RAM memory makes it not suitable for permanent storage?

MARWADI UNIVERSITY 1

C: it is volatile

D: too bulky

B: unreliable

A: too slow

9	9. C	Computers use addressing mode technique for	·			
			ecifying rules for modifying or inte ss field of the instruction	erpreting		
		B: To reduce no. of bits in the field of instruction D: Al	l the above			
	10. C	Cache memory act between				
		A: CPU and RAM B: RAM and ROM C: CPU	J and Hard disk D: None of the	ese		
	(b	<ol> <li>Define the following terms in brief.</li> <li>Arithmetic shift</li> <li>Asynchronous data transfer</li> <li>Parallel processing</li> <li>Working of interface</li> <li>Cache memory</li> </ol>	[1	0]		
Questi	on: 2	<u>2</u> .				
	(a) What is pipelining? Explain instruction pipeline with example.					
	(b)	) List and explain steps of communication flow between CPU -	IOP. [0	8]		
	OR					
	(b)	Define Associative memory? Explain its hardware organization	on in detail. [0	8]		
Questi	on: 3	<u>3</u> .				
	(a) What is an interrupt? Draw and explain interrupt cycle.		0]	8]		
	(b)	Convert the following expression into reverse polish notation D=3, E=6 (also mention stack operation)	-	4]		
		AB/C-DE*AC*-+				
	(c)	) Differentiate RISC and CISC.	0]	4]		
OR						
	(a)	What is DMA? Draw block diagram of DMA controller and e	xplain in detail. [0	8]		
	(b)	Draw hardware organization for addition and subtraction of si	gn 2's complement number. [0	4]		
	(c)	7 11	[0]	4]		
<u>Questi</u>		<ul><li>Write a short note on various method of implementing priority</li></ul>	interrupt. [0	8]		
	(b)	Demonstrate advantages of virtual memory over cache memory	y. [0	4]		
	(c)	) Demonstrate various steps to perform address sequencing pro	cess in micro-program. [0	4]		
		OR				
		) What do you mean by mode of transfer? Explain any two tech	nique in detail. [0	8]		
	(b)	) Enlist detail of below instruction: CLA, INC, LDA, CME.	0]	4]		
	(c)	) Sketch circuit of multiplication to perform 2 bit by 2 bit array	multiplier. [0	4]		
Question: 5.						
	(a)	) Draw and explain Tri/Three state bus buffer.	0]	8]		
	(b)	e) Experiment timing and control signal for particular example.	0]	4]		
	(c)	) Explain three and two address instruction with an example.	0]	4]		

MARWADI UNIVERSITY 2 |


(a) Draw and explain general register organization in detail.	[08]
(b) Test space time diagram for four segment pipeline showing the time taken by six to	task. [04]
<ul> <li>(c) Define locality of reference. Calculate effective access time (EAT) for below give TC: 45ns</li> <li>TM: 55ns</li> <li>H: 72%</li> <li>EAT: ?</li> </ul>	en data. [04]
Question: 6.	
a) Solve multiplication of (15) with (13) using Booth's algorithm. Give each step.	[08]
b) Differentiate SIMD and MIMD.	[04]
c) Justify which organization is better among hardwire and micro programmed contr	rol unit. [04]
OR	
<ul> <li>Show content of register E, A, Q and SC during the process of division of two nur 01110 (dividend) and 10001 (divisor).</li> </ul>	mber [08]
b) Enlist various types of addressing mode. Explain any two in brief.	[04]
c) Draw circuit of Binary adder.	[04]

---Best of luck---

MARWADI UNIVERSITY 3 |

## Que. Paper weight-age as per Bloom's Taxonomy

No.	Que. Level	% of weight-age		
		% of weight -age	Que. No.	
1	Remember/Knowledge	26	1(b), 5(a), 6(b), 2(b)	
2	Understand	38	1(a), 2(a), 3(a), 4(a), 6(c)	
3	Apply	20	3(b), 4(b), 4(C), 6(a)	
4	Analyze	12	3(c),5(b), 4(c)	
5	Evaluate	4	5(c)	
6	Higher order Thinking			



MARWADI UNIVERSITY 4