


A = B-c New tisstruction address c) operator A, B, c e) can be registers on memory. For any basic opera n Hall, Sub, med. the gosmal= à destinal- 251 0p 52 Here, Au Dest, Bus sle + of 2 cuss To execute these type instituctions we need Basic computer insti format. Fox any instruction we've to do add, sub mul on any mathematical (logical operation. Pose doing any operation we need some operators. resue specitying of code operation code here. After execution of any particular instruction we must go to nept-instruction. After completion ob inst. A 2 Btc, compi will go to reat instit We've another thing to store is next instruction address. Hemosy From this dia. We care easily understa 409676 and that is RAM hers 4096 no to locations and in each locationit Instruction has co bits so, anything we can store with in this RAPI can man. 16 (Pregram) Operands Now 2 2 2096 n 212 so in this (data) cont. We need 12 bits address for 86 12 bits are required to locate any addressin Lo cating instruction. RAM. We must have 12 bits Address bus because We know address bus surposes lot box holding any memory location address. Ful we need 16 bils date beis, be cause on each location we can have READ Write 16 bits

* ;

We can assure RAM as a totale also where we can have 4096 no. of nows available. and in each location it has 16 bills. so assume 4096 nows and each now 16 bils. In any new I can store upto 16 pills. (may) It we apply binary operation 2" = 4096, m = 12 50, We need 12 bit's address fore localing any location It we have 12 bits to locate, we can locate in any loc. in this RAM. 12 bits address 16 wit scan Address Pous =) responsible box belating holding any memory any location. Data Pous of responsible box holding any value that is address bus currently locating.

control bus of is responsible box instructing the Read/ 52 Dest Next l'ax operate SI 12-19 Juny = 1, 31 The weive ope like. A-B+C /A > B-C . Donal required i.e 24 216 as op- code. Now box locating any location in the memory we need 12 bils for SI, S2, dest 2 Nest inst. address. each 2 every bits has 12 bits. so, totally we have so bits for locating any location | executing any instruction. A = A+B / B= B- C Ac + AC + SI He se introducing a special register cell accumulate that we will use to hold both sirver & Destination erdbress. A is present in both left & sight side of A 2 A+B 51 same. 312 Destination is same. Ac will work as 31 prote discording s2 2 dest. 2 neeping 1 source so, the instruction bound will become like Ac a Ac (5) Now no me introducing pel program counter is a spe vial Purpose register that we will use to hold next instruction address. I've me also getting brue of 12 bits




```
-valuate the bollowing areithmetic expression
using 0,1, 2,3 addres instruction!
 X=(A+B) / (C+D)
Three address instruction
  ADD RI, A,B 6-; RI & H [B] + H [B]
  MULT RO, CID ROLL MECTAM COT
  DIV Y, RI, R2 , X 4 RI/R2
Two address
       RI, A TIL & RILL A M [A] 219 1213.
  LOAD
       RI, B B; RIC RIGH K [B]
  ADD
  LOAD RS, C) RILL HICT
   MOLT AZ, D"; RIC R2 + MCD7
   DIV RI, RI ; RIL RILRL
    address + (e/e) + (e/e) + (e/e) + (e/e) + e (r) r
  STORB XIRI
     LOAD C ; ACE KEC]
  DIV

ACE ACE MEAT

DIV
                 ACE LE + M [B]
            X; ACC ACTACTI
     SPORE
                  * EAC
 Lero address: -
             ( 31
& PUSH
               TOS LA
   PUSHE B Y TOS 6 B
             ; TOS & (A+B) 1
 TO ADD
              7054 C
              705 to 1
  HDI4
              Tos & (C+0)
 INTO DEV
                TOSE (A+0) ( (C+0)
    POP X
               ; x & Tos ...
```

```
Instruction Length
LOAD =) symbolic op-code used for transferring data
         to sugester forom memory.
STORE =) symbolic op-ende used for transferring date to
        menory bosom register.
The symbolic operates ADD and SUB are used born the
arithmetic open no authition and sattraction perspectively.

Assume that the respective openands are in memory
actures A, B, C, D and the result must be stored?
the memory at address X. 1 of all 1
 Three address Instructions: The general negister organized
  computers use three address instructions. Each address bield
may specify either a priocessor register on a memory operan
 The program to evaluate x = (A+B) - (C+D) in assembly
larguage is shown below. [0,000). generatis short prog.
    ADD RI, ROLA, B : RIF M[A] + M[B] instruction
    ADDIRA, CIDIA): RZ4 MCC]+ MCD]
          X, R1, R2 : X L R1 - R2
 Two address Instructions! - The most popular instruction
  in commercial computers are two -address instruction
           RI, A S RI CH [A]
     LOAD
                        RIG RI+ HCBT
           RI,B;
     ADD
                        R2 - H[C]
     LOAD R2,C
                      R2 ( R2 + D)
      ADD RO, D
     SUB R1, R2;
                      RIGERI-RZ
      STORE Y, RI; Y - RI
one Albrers Instructions: - The single accumulated based
 computers use one-address instructions. Here all instru-
ctions use an implied accumulator (AC) registar.
      LOAD
                     BI AC CIMECI
      ADD
                         ACE AC+ MED]
      STORE
                         T + AC
      LOAD
                         ACK M-CA]
                                         Storing
       ADD
                           ACK ACTHEB]
       SUB
                       MACKINC- RETI
      STORE X
 Tis the temporary memory location required Don 1
```



Before discussing different addressing modes, it is impositioned to get the basic idea about instruction cycle of computers. (The processing nequined for a single instruction is could instruction cycle.) The control that can be dirided five major phases. I Fetch the instruction from the memory. Decode the instruction. Fetch the operands brom namous or register. Execute the whole instruction Hora the outfelt result to the memory sugister. Stepl is basically performed using a special register in the court called program counter (PC) that holds the address of the next instruction to be executed. It the avenuet imbruction is simple arithmetic lastic on land store type the PC is automatically incremented. Ofherwise see is londed with the address dictited by the convently executing instruction. Stop2 Decading is done in step2 determines the made of the fact ruction box calculation of aldress ob openeunds. After getting the information about the address ob ofserands, the Steps the con fetches the operands i'm step 3 from memory on registers and stones them i'm registers step4 the Action processor execults the instruction on the stored operands i'm sugisting steps ofter the execution of instruction in phase 5, the result is stored back in memory og negister and retriens to step & to folch the newlinstruction i'm sequence. All there sub-operations are controlled and synchronized by the control unit (4 37 = N) - Hod Instruction eyele ali- (WBUP) a) Fetch-decode - execution_ [N] 1 b) Fetch-execution - decode c) Fetch-encode - excention 31/3 d) Feben - execution - encodo

There is an operation field in the instruction format. open tield =) It basically specifies the operation to be such data that is the operands, These operands are needed to be selected carefully, which depends upon the Addressing wodes: (deftin) These are the rules specific for Enterpreting the address field of the Enstruction before the actual operands is referrence We conget operands in many different ways that depend upon the addressing mode. that we are selected. There are to addressing modes! O Implied Hode: - In this addressing mode the operand eg. RAL through continue specified Emplicitly of CHA: - a complement the accumulator In this instruction Ace is containing the operand and is specified here itself in the instruction; therefore it is the implied made. (This is popular box I bit mi croprocess. 1 Immediate Model The instruction format is like Top code Address to instead of address field where operand, it specifies itself here T) MV2 A, 66; toods equivalent of name value of 06 a) ADI OS; Adds the equivarkent binary value of os operand is specified in the instruction itself. We new Inot to specify the any address for operand? To initialize the constant value to register, this made is used. 3 Register (Direct) Mode! In this made the operands are stored for the registers. contain negisture one present in the con Well reporto the Particular negister and that negister will hold the value of the operands. (Direct because the register is holding the operand value directly.) ADD RI, RZ; Adds contents of negristers RI and RI and

This made is useful to a long program in Stotling the from intermediate results in the sugester their memory. This will result in part execution, since register accessing is much faster them the memory accessing. 1) Register indirect Hock! - Where register will contain an address and that Particular address will refer to the operand. -> register -> contain all de the tout your tours operand; and the will be the sell as Deffective address is that address that contain the Talam presentan of sen operand. Diff bet n R(Di) & R(indi) 1-- Just & side " 9 In this mode the the there register as going register will contain the which can also be reffered to contain an add sien operand itself as effective addies it contain the operand) 5 Auto increment Auto decrement Hock in by this made the value of by this made the value the register will be of the register will be decremented by 1 For overented by 1 nather , R - I I before the R -1 the execution execution of the of the instruction of O Part grand trader of motor tion. 10 17A (4) Register Inditrect of the Inches in specifical in the instruction is to Totade RI (negistor) instruction memory address -operand reported the Register biles and perichard is notify as the control of the series Try ord water it Hamory Con 19 low 14 maliger 10 Muslim - Lan V 14 714

Effective address ! sometimes the Postsuction directly gives the address of the operand in its format. Sometimes the instruction does not give the operand or its address explicithy. Instead of it specifies the information from which the memory address of the operand can be determined. This address is referred to as effective address. Direct (Absolute) address Hode: - operand . should all mad and opende Address This address will directly reperred to the operand all more obcode Address the content note with operand water all it the memory location 2500 H Middle Hemony IDA 250017; Loads the Ace with size of redormed many content of the menory location assoft rout he (2) Indirect Address Rode: PH'NE instruction 14 This address faut will reports the another adebies and that opcode Address (address will never to the uxfulin openend. instead of Address of operand making operend. painter in brem or applies of opcode (Had) ¿ language - operand States Mark Henough a de This is not a personal. address here to side MOV RI, (x); content of the location whose address is fiven Pny es loaded into sugister RI. (1) (8) Relative address (PC relative Hotel: 5 200 world frostruction. of code offset Operand Address = content of PC+ object Therable of PC + adobers Diebl value of instruction This ett. addition par a tour & Expective address.

= cg JR 2d. Branch to a location relative to the value 20 (offset) Tump to the address in sugi stor. The branch love n is computed by adding the offset value 20 with the ad coverent value of Pc. This enstruction (JR 20) riquires 2 byles, one for the speade JR and another bost to offset value 20. the of Simo the instruction is abyle, the content of PC is 2000+2 = 2002 act to the fetch instruction The branch is calculated by adding the content of pc with the address part of intraction 2002+ 20 = 20122 After the instruction execution the Program branches to 2012 address in memory PC Thomash theribal 2002 2000 operate (JA) 2 7000 poles instruction Betch 1 short Joseph (t) PC 10mm1/8195 2022 - ---Bremon address. will will will (9) Indexed Address Moder Instead of Pathe value of indeprugister is added to get the effective address. Index. Reg + add. field = effective add. (10) Base add. Hode

Base neg - taddies field = effective world (BR) adobiers.

Most to 1. 17 to Test tent of the bod breeze for

Madrine Jone & suler Sala extraction - 11 for when

· Willelia Sulling +

The index neg. is a special coursegister that contains are index value box the operand. The index value = (stan ting address - address) The operand arrian starts at memory address 1000 and assume XR contains the value 0002 NOW consider load instruction LDA 1800 1264. add = 11000 + content of XR 311002 10 Base It is wed for relocation of the Program in A base register holds the starting address of a memory array of operands and the address part of the instruction gives a displacement offset relative to this starting address Relocation à à technique ob moving Program data sequents brown one part of memoring to another part of memory. [(i=m)T + (Li) + T(m-i) + T(m-i)] (i-u) - (u-i) - [[i-1) - (u-i)] (i-(.n) T4 (1-i) - (1-m) - (1-m) + (1-m) + (1-m) [(1-137 1- (1-11)1-)] = (m) = (m) = E (1-m) T. L (0)T. (-c +m) + (1) 1. (c.w) + (a) . 6:3 (Ety e- y) + +(e- 1) + = 7.16) -1 - T(n-n-1) + T(m-n+1) (a) + (1-4) -

What value remains on the stack able the bollowing sequence of instructions? PUSH #6 (Symbol # indicales direct value of the namb ex de bier : Push #8 willing de and many and all PUSI # 4 4 12 0 4 + 12 ADD P.U.SH #12 6 6 6 8 SUB A relative mode branch instruction is stored memory location 500 (Lecimal). The brunch is made to the location 30 (doce mad). What the effective address? 532 +30 = 562 in content of Pc = 2000 Hode content of R1 = 2300 Address = 2500. content of XR = 20 LDA 2000 content of Ac = 2? 2001 Next Instruction 2002 ex sperience 24 boro craps atoo win Sork N8 Low estern Lange of the Casemate 2300 2200 Hologard Th 2343 2520 2700 VEH 88 848 3400 Example of adoleensing modes. 4502 Ethestive Adabus 11 content of Ac 2500 A adversing Hube 2001 2300 Immediale Register. 2450 P1-1 Register Indirect 2300 2400 2299 Auto decrement 2700 2500

2250 Diruit 2200 3400 Indirect 4502

4) There are so processor registers, 7 addressing made and 16 K x 32 main memory state the instruction boxemal and size of each field it each instruction supports one register operand and one addressoperand -> The processor has 50 registers, 50,6 bit used to Specify each neg. uniquely. (because 32 250 264) No. of addressing modes is it, so 3-bit is used in made field in the instruction boxmal (because 709) The main memory size is, 16 Kx32; so to access each general ed. Therefore, the of-cools field requires 32-3-6-14 generated. The instruction found well be as ! Mode (3- bit) opcode (9 - bit) Registerado. (6) Add. (4 bit There are 54 processor registers, 5 addressing modes and & K × 82 main memory state the most ruction bound and size of each field it each most ruction bound and size of each field it each instruction support one register operand and one address operand. 54 procosson register. (32/54/64) at 6 bits used to specify each reg uniquely 8Kx 32 Main memory 2) 29x 2 = 12 13 adabus where (32 5) Data his. 1503A 5 addressing redesting 5 < 8 1 23/ bite used in node field in instruction bosund. ode objects Reg. Add Memory Add: 32- (3+6+13) = 32-22

= 10 bit

of A two- byte relative mode branch instruction is I stored in memory beation 1000! The branch is made to the location 87. What is the effective Jone 1 diddress ? 2) As the instruction is two byte. The content of pe is 1000 +2 =1002. after the instruction betch. The address will be evaluated by adding the content of pe with address part of the instanction which is 8th effective address = 1002+8th = 1089. Thus, after the instruction execution, the program branches to 1089 adoluss in memory. 5 whose it takes I ms to need an instruction from memo my 3 ns to decode the instruction, 5 ms To read the operands from register felle, 2 ms to porfosion the computation of the instruction and Ans to Write the nexul-into the reg.
What is the ment clock nate the processor? Litatet at at a l'il/aixio ?) 1000/21 MIAZ 1) Represent that decimal numbers - orto in PEEE.

Single precision formal and correct tinto Hexa-Single Precision Dosina and -101x2-1 (BF400000) 16.

decimal numbers.

1. 75 (17 FC00000) 16 1.0101x2

W) 21 (17 A 8 0000) 16 1.0101x2 m) 1-7.45 (cof 80000) 16 V) - 0.125 (BE 000 000) 16 =-(0:001)2 = 1.0 × 2 3

) A floating point number System uses 16 bits for representing a number. The most signific count bit is the sign bit. The least - signifi! cant nine bill supresent the mantisa and remaining 6 bils represent the exponent Assum that the nos are stoned in the normalized format with the one widow hidden bit a) -1.6x 103 0 000100 11 000000 -1.6×103 = - 1600 binary of 10 (E)
-1.6×103 = -1.1001000000 ×2 1001010 1001 000000 11001 of 000100 11 0000000 Mithuetion ADD RI RZIRS W 2 byte long then what in the bught of the op-code pield The of cade field can have 16-3-3-3-3 = 7 bil R1 shit (R2 351) + Specode 7 bils 83 9 bit-

1.0 32

35 What is the maximum no. of 0-address. 1- address and 2 -address instructions if the enstruction six is of 22 bit and 10 bit address field? O Address no address bield is used . Soull 30 bit of the instruction side can be used as the size of of-code field. Has no of o-address instruction is 232 1 Address frutructions, it address field is used whose sin is given lo bits. So for opcode field 32-10 = 22 bits can be used. Max. no. of 1 - address instruction 2. 2 address Enstruction instructions. 20 bils are occopied box address field. I to mgi? of code 2 32-20 2 12 bils Max - no-of 2 address instruction, 2 4) A 2 byte long arsembly language instruction BR of (branch instruction) stored at location 1000 (all no are in Hex). The Pc holds the address. a) 1002 b) 1000 c) 1009 (d) 100B MALA De triday 3 181 (E2) 1631 (Sal 381 (CO) In 7 (25) (115 LIZ 12) (2F) 318, 212 1215 10

181 180 900 Mr. 431

151 17