

U2 ADS62P4X-CTRL

SEN_ADC 15 SEN

MOSI_ADC 14 SDATA

SCLK_ADC 13 SCLK

VREF_ADC 23

RESET 12

CTRL1 35

CTRL2 36

CTRL3 37

R800

R801

R802


0.1uF


NONE


NONE

NONE

DVPD_FK1








USRP2-Plus Daughterboard Interface			
TITLE	\$Date\$		
FILE: dboard.sch	REVISION:	\$Revision\$	
PAGE 4 OF 12	DRAWN BY:	\$Author\$	








USRP2-Plus Expansion			
TITLE		\$Date\$	
FILE: expansion.sch		REVISION: \$Revision\$	
PAGE 7 OF 12		DRAWN BY: \$Author\$	

















Power Supplies

6V Daughterboard Power (<1A), 5V for clock reg

3.3VCLK AD9510 (<500mA), Clock (88mA)

3.3VAN ADC (200mA), DAC (<500mA)


3.3VDIG All IO (<2A), FPGA AUX

2.5V 1A -- Ethernet Core (600mA), SERDES (<150mA), RAM (<300mA)


1.2V FPGA Core (<2A)

1.0V Ethernet Core


Front Panel Power



ALT Power



FAN Power



FIXME --- More Decoupling on 1.2 at FPGA

