


USRP1+ Debug and Misc			
TITLE		\$Date\$	
FILE: fpga_debug.sch		REVISION: \$Rev\$	
PAGE	4	OF	6
		DRAWN BY: \$Author\$	



Connect others to header

Secure Auth Chip

debug leds 0-2

fx2/cypress 3.3v

pullups enabled
m[0:2] = 1
serial slave

USR1+ FX2			
TITLE		\$Date\$	
FILE: fpga_fx2.sch		REVISION: \$Rev\$	
PAGE 5 OF 6		DRAWN BY: \$Author\$	

