


Bank 1, 2.5V No LVDS Out Ethernet SERDES Expansion LVDS in GMIL RX\_CLK P21 IO\_L30P\_1/RHCLK0 GMIL\_TX\_CLK P25 IO\_L31N\_1/TRDY1/RHC CLK\_TO\_MAC P28 IO\_L31P\_1/RHCLK2 SER\_CLK NONE ser\_tx\_clk USRP2-Plus FPGA Bank 1 \$Date\$ DRAWN BY: \$Author\$



Bank 3, 3.3V DAC ADC DB I/O LSDAC, LSADC FIXME --- Check all MISO connections DAC\_LOCK P4 IO\_L34P\_3/LHCLK4 {SEN,MOSI,SCLK}\_{TX\_DB,TX\_DAC,TX\_ADC,DAC} all moved to bank 2 (12 total lines) USRP2-Plus FPGA Bank 3 \$Date\$ DRAWN BY: \$Author\$

