
## Design examples

## Example 8

We need to design an interface module for an old teletype system in order to connect it to a standard serial computer port. The teletype generates 7-bit ASCII character codes while our computer can only receive 8-bit words (bytes) that must have even parity.

- a) Design a module that reads 7-bit words through a 'tt\_in' input signal and generates 8-bit words with leading even parity bit in output signal 'pdata' (bit 7 in pdata is the parity bit and the rest of the bits are copied from tt\_in)
- b) Add a control signal 'p' to the system to select the parity of the generated output so that the output will be even when p=0 and odd when p=1.



checle data error in -> Parity is used to XOR gives 1 When input has A B c Parity Generalor Even Parity -) We add or make no of 1s even 1 10 1 A B c Parity bit 0 0 0 0000 > Opposite to even parity. 3 p. 1 01 0 · Just invert XOR We also check or side - parity detect on receiver twe have even is . It is always given in paper whether we are using even or odd parity. So accord to that we generate parity bit and then we send our data including povity bit. > ODD parity keeps no of ONES add. If you generated output for even parity then just add Not after XOR to make it odd parify

## 777777777777

For parity check

The parity check

We just has to add xor

all data bits on Receiver end. Tor even party check xor all bits including party bit if results

1 then it means data recoversis not correct. If it is 0 then we can say that dala recieved is correct.