**This project is done on Alinx Kit :**AXU2CGB-E having FPGA XCZU2CG-SFVC784-1-e.This board has differential PL clock .So to make single clock from differential clock we used Buffer(Diff\_CLk code).

Precautions: Set your board clock as per your board settings.If your board has differential clocks then buffer will not reduce that clock but only gives you a single clock with same frequency.


In version 1,2 and 3 We were only working with simulation and PMod verfifcations so we didn’t find any error while keeping clock to 100MHz although our board clock was of 200MHz.Whiel communicating with PC we have to set baud rate according to 200MHz clock.

**V1**


This code is same as in tutorial.

Clock Value is set to 100MHz becoz differential clock output is 100MHz.Baud Rate is 9600.Wait value will be 10416.

Simulation is done with its own testbench.Output is correct somehow



Potential Issues.




1.Txand Rx is going high at the same time.Reception is done in center of b


2.Rx out register become full before making Rx\_Done high.

3.Continously updating Rx Register when we have only 1 transmitted data.(not an issue,but bug)

4.txrx becomes unknown at some points bcz it is wire and reg at same time.



Internal LoopBack Block Diagram





Hardware

V1 Ended


**V2**

Now Block Diagram will be changed to Test this code with PMOD Tx\_Rx.






When pins are connected




When Rx pin is disconnected,it waits for Rx\_Done Trigger to come.When connected back it shows above behaviour and makes Rx\_Done high when actual transmitted data was received(96).After that it shows correct transmission and reception as shown below.




V2 Ended


**V3**

**V2 is also working fine but we added some improvements in V3.As you are seeing in below image that we are receiving intermediate data also on Rx\_Out Register.It may not create issue bcz when rx\_done goes high then we have correct data.But to see it clearly we will remove intermediate data.And we will add one cycle delay in Rx\_Done.In above both versions Tx\_Done and Rx\_Done was going high at same time.It is also logically incorrect.So we add one clock cycle delay in it.**







**Above is the simulation results with no intermediate data**




**Rx\_Done 1 cycle later than Tx\_Done.**



Block Design for Hardware testing



No intermediate data on hardware




Hardware output with 1 cycle delay

V3 ended


**V4**


In v4 we will test our UART with PC.Code is little bit modified.

Baud rate is calculated according to actual clock of board. Some registers were combinely used by Tx and Rx ,they got separated.Connect your board either with Rs232/422/485 or through Board specific UART Cable.Before moving towards hardware,install any serial terminal .We installed Termite.Keep its settings as shown below.


Local echo means when you send byte to Board from PC it will show that byte also on terminal.Set com port as per your pc comport.Remember you will send from Terminal to Board and board will show you the Hex of that.

You will transmit hex from board that PC will receive on Termite and show you the hex number that you have send and its equivalent character.


****



**Block Design**



**Data sent by Board is correctly received by board**



**We send char “K” and board shows its hex value 4b**