


Logic Gates

Transition from representing information to implementing them

Logic gates are simple digital circuits

- Take one or more binary inputs
- Produce a binary output
- Truth table: relationship between the input and the output

Not Gate



Truth table

In	Out
0	1
1	0


Simplest Gate

AND Gate

A	B	C
0	0	0
0	1	0
1	0	0
1	1	1


Two inputs, One output

Result is 1 only if both the inputs are 1.



AND


OR Gate



A	B	C
0	0	0
0	1	1
1	0	1
1	1	1


NAND and NOR Gate

A	B	C
0	0	1
0	1	0
1	0	0
1	1	0



NOR

A	B	C
0	0	1
0	1	1
1	0	1
1	1	0



NAND

Beneath the Digital Abstraction

A digital system uses discrete values

- Represent it with continuous variables (eg, voltage), handle noise

Use transistors to implement logical functions: AND, OR, NOT

Digital symbols:

- recall that we assign a range of analog voltages to each digital (logic) symbol



- assignment of voltage ranges depends on electrical properties of transistors being used
 - typical values for "1": +5V, +3.3V, +2.9V
 - from now on we'll use +2.9V

Transistor: Building Block of Computers

Microprocessors contain millions (billions) of transistors

- Intel Pentium 4 (2000): 48 million
- IBM PowerPC 750FX (2002): 38 million
- IBM/Apple PowerPC G5 (2003): 58 million

Logically, each transistor acts as a switch

Combined to implement logic functions

- AND, OR, NOT

Combined to build higher-level structures

- Adder, multiplexer, decoder, register, ...

Combined to build processor


n-type MOS Transistor

MOS = Metal Oxide Semiconductor

- two types: n-type and p-type

n-type


- when Gate has positive voltage, short circuit between #1 and #2
- when Gate has zero voltage, open circuit between #1 and #2



p-type MOS Transistor

p-type is complementary to n-type

- when Gate has positive voltage, open circuit between #1 and #2
- when Gate has zero voltage, short circuit between #1 and #2



CMOS Circuit

Complementary MOS

Uses both n-type and p-type MOS transistors

- p-type

- Attached to + voltage
- Pulls output voltage UP when input is zero



- n-type

- Attached to GND
- Pulls output voltage DOWN when input is one

MOS transistors are combined to form Logic Gates

For all inputs, make sure that output is either connected to GND or to +, but not both!


Inverter (NOT Gate)



Truth table

In	Out
0 V	2.9 V
2.9 V	0 V


In	Out
0	1
1	0



Logical Completeness

Can implement ANY truth table with AND, OR, NOT.

A	B	C	D
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0




1. AND combinations that yield a "1" in the truth table.

2. OR the results of the AND gates.

DeMorgan's Law

Converting AND to OR (with some help from NOT)

Consider the following gate:



A	B	\bar{A}	\bar{B}	$\bar{A} \cdot \bar{B}$	$\overline{\bar{A} \cdot \bar{B}}$
0	0	1	1	1	0
0	1	1	0	0	1
1	0	0	1	0	1
1	1	0	0	0	1

***To convert AND to OR
(or vice versa),
invert inputs and output.***

Generally, DeMorgan's Laws:

$$1. \overline{PQ} = \bar{P} + \bar{Q}$$

$$2. \overline{\bar{P} + \bar{Q}} = P \cdot Q$$

Same as A+B!

NAND and NOR Functional Completeness

Any gate can be implemented using either NOR or NAND gates.

Why is this important?


- When building a chip, easier to build one with all of the same gates.

More than 2 Inputs?

AND/OR can take any number of inputs.

- $\text{AND} = 1$ if all inputs are 1.
- $\text{OR} = 1$ if any input is 1.
- Similar for NAND/NOR.

Can implement with multiple two-input gates or with single CMOS circuit.




Decoder

n inputs, 2^n outputs


- exactly one output is 1 for each possible input pattern

***2-bit
decoder***



Decoder Circuits


Converts n -bit input to m -bit output, where $n \leq m \leq 2^n$



*"Standard" Decoder: i^{th} output = 1, all others = 0,
where i is the binary representation of the input (ABC)*

Decoder Example

Converts n -bit input to m -bit output, where $n \leq m \leq 2^n$




e.g., $ABC = 101$ ($i=5$)

"Standard" Decoder: i^{th} output = 1, all others = 0,
where i is the binary representation of the input (ABC)

Internal 2:4 Decoder Design

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


(a)



(b)


© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

2:4 Decoder from 1:2 Decoders



*Can build 2:4 decoder out of two 1:2 decoders
(and some additional circuitry)*

Hierarchical 3:8 Decoder



Encoder: Inverse of Decoder

Inverse of decoder: converts m bit input to n bit output
($n \leq m$)

□ **TABLE 3-7**
Truth Table for Octal-to-Binary Encoder



Inputs								Outputs		
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Multiplexer (MUX)

n -bit selector and 2^n inputs, one output


- output equals one of the inputs, depending on selector



4-to-1 MUX

Multiplexers (Muxes)



Combinational circuit that selects binary information from many inputs to one output



Functions with Decoders or Muxes

- e.g., $F = A\bar{C} + BC$

A	B	C	minterm	F
0	0	0	$\bar{A}\bar{B}\bar{C}$	0
0	0	1	$\bar{A}\bar{B}C$	0
0	1	0	$\bar{A}B\bar{C}$	0
0	1	1	$\bar{A}BC$	1
1	0	0	$A\bar{B}\bar{C}$	1
1	0	1	$A\bar{B}C$	0
1	1	0	$AB\bar{C}$	1
1	1	1	ABC	1



- Decoder: OR minterms for which F should evaluate to 1
- MUX: Feed in the value of F for each minterm


Can we do it a Smaller Mux?

Can actually use a smaller mux with a trick:

$$F = AC + B\bar{C}$$


Look at the rows below, A & B have the same value, C iterates between 0 & 1

For the pair of rows, F either equals 0 or 1, C or not(C)




Another Example

- e.g., $F = \bar{A}C + \bar{B}\bar{C} + A\bar{C}$




Full Adder

Add two bits and carry-in,
produce one-bit sum and carry-out.



A	B	C_{in}	S	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Four-bit Adder



Circuit Design

Have a good idea. What kind of circuit might be useful?

Derive a truth table for this circuit

Derive a Boolean expression for the truth table

Build a circuit given the Boolean expression

- Building the circuit involves mapping the Boolean expression to actual gates. This part is easy.
- Deriving the Boolean expression is easy. Deriving a good one is tricky.

Converting Truth Table to Boolean Expression

sensor inputs

A	B	C	Output
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Given a circuit, isolate the rows in which the output of the circuit should be **true**

Converting Truth Table to Boolean Expression

sensor inputs

A	B	C	Output
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

sensor inputs

A	B	C	Output
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$\overline{A}BC = 1$
 $A\overline{B}C = 1$
 $AB\overline{C} = 1$
 $ABC = 1$

Given a circuit, isolate that rows in which the output of the circuit should be **true**

A product term that contains exactly one instance of every variable is called a **minterm**

Converting Truth Table to Boolean Expression

sensor
inputs

A	B	C	Output	
0	0	0	0	
0	0	1	0	
0	1	0	0	
0	1	1	1	$\bar{A}BC = 1$
1	0	0	0	
1	0	1	1	$A\bar{B}C = 1$
1	1	0	1	$AB\bar{C} = 1$
1	1	1	1	$ABC = 1$

$$\text{Output} = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

Given the expressions for each row, build a larger Boolean expression for the entire table.

- This is a **sum-of-products (SOP)** form.

Canonical Forms

We have studied two canonical forms

1. Sum of Products (SoP)
2. Product of Sums (PoS)

How to convert to SoP from PoS (multiple through)

How to convert to PoS from SoP (complement, multiply through, complement via DeMorgan's)

Note: $X' = \overline{X}$

$$F = Y'Z' + XY'Z + XYZ'$$

$$F' = (Y+Z)(X'+Y+Z')(X'+Y'+Z)$$

$$= YZ + X'Y + X'Z \quad (\text{after lots of simplification})$$

$$F = (Y'+Z')(X+Y')(X+Z')$$

Formal Definition of Minterms

e.g., Minterms for 3 variables A, B, C

A	B	C	minterm
0	0	0	m0 $\bar{A}\bar{B}\bar{C}$
0	0	1	m1 $\bar{A}\bar{B}C$
0	1	0	m2 $\bar{A}B\bar{C}$
0	1	1	m3 $\bar{A}BC$
1	0	0	m4 $A\bar{B}\bar{C}$
1	0	1	m5 $A\bar{B}C$
1	1	0	m6 $AB\bar{C}$
1	1	1	m7 ABC

- A product term in which all variables appear once, either complemented or uncomplemented (i.e., an entry in the truth table).
- Each minterm evaluates to 1 for exactly one variable assignment, 0 for all others.
- Denoted by mX where X corresponds to the variable assignment for which $mX = 1$.


Converting Truth Table to Boolean Expression

sensor inputs

A	B	C	Output
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$\bar{A}BC = 1$
 $A\bar{B}C = 1$
 $AB\bar{C} = 1$
 $ABC = 1$

$$\text{Output} = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$



Finally build the circuit.



- Problem: SOP forms are often not minimal.
- Solution: Make it minimal. We'll go over two ways.

First Approach: Algebraic

Simply use the rules of Boolean logic

$$\begin{aligned} & \overline{A}BC + A\overline{B}C + AB\overline{C} + ABC \\ & \downarrow \text{Factoring } BC \text{ out of 1}^{\text{st}} \text{ and 4}^{\text{th}} \text{ terms} \\ & BC(\overline{A} + A) + A\overline{B}C + AB\overline{C} \\ & \downarrow \text{Applying identity } A + \overline{A} = 1 \\ & BC(1) + A\overline{B}C + AB\overline{C} \\ & \downarrow \text{Applying identity } 1A = A \\ & BC + A\overline{B}C + AB\overline{C} \\ & \downarrow \text{Factoring } B \text{ out of 1}^{\text{st}} \text{ and 3}^{\text{rd}} \text{ terms} \\ & B(C + A\overline{C}) + A\overline{B}C \\ & \downarrow \text{Applying rule } A + \overline{A}B = A + B \text{ to the } C + A\overline{C} \text{ term} \\ & B(C + A) + A\overline{B}C \\ & \downarrow \text{Distributing terms} \\ & BC + AB + A\overline{B}C \\ & \downarrow \text{Factoring } A \text{ out of 2}^{\text{nd}} \text{ and 3}^{\text{rd}} \text{ terms} \\ & BC + A(B + \overline{B}C) \\ & \downarrow \text{Applying rule } A + \overline{A}B = A + B \text{ to the } B + \overline{B}C \text{ term} \\ & BC + A(B + C) \\ & \downarrow \text{Distributing terms} \\ & BC + AB + AC \\ & \text{or} \\ & AB + BC + AC \end{aligned}$$

The Result




Karnaugh Maps or K-Maps

K-maps are a graphical technique to view minterms and how they relate.


The “map” is a diagram made up of squares, with each square representing a single minterm.

Minterms resulting in a “1” are marked as “1”, all others are marked “0”

2 Variable K-Map




2 Variable K-Map



A	B	Output
0	0	0
0	1	1
1	0	0
1	1	1

A \ B	0	1
0		
1		



2 Variable K-Map




A	B	Output
0	0	0
0	1	1
1	0	0
1	1	1

A \ B	0	1
0	0	1
1	0	1

Finding Commonality




Finding the “best” solution





Grouping become simplified products.

Both are “correct”. “A+B” is preferred.


Simplify Example



Simplify Example



3 Variable K-Maps



- Note in higher maps, several variables occupy a given axis
- The sequence of 1s and 0s follow a **Gray Code Sequence**.
- Grey code is a number system where two successive values differ only by 1-bit

3 Variable K-Maps

	$\overline{B}\overline{C}$	$\overline{B}C$	BC	$B\overline{C}$
\overline{A}				
A				


$A \backslash BC$	00	01	11	10
0				
1				

$$\text{Out} = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C$$


$A \backslash BC$	00	01	11	10
0	1	1		
1				

$$\text{Out} = \overline{A}\overline{B}$$

3 Variable K-Maps



$$\text{Out} = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + \overline{A}BC + \overline{A}B\overline{C}$$



$$\text{Out} = \overline{A}$$

3 Variable K-Maps

	$\overline{B}\overline{C}$	$\overline{B}C$	BC	$B\overline{C}$
\overline{A}				
A				


	BC	00	01	11	10
A	0				
	1				

$$\text{Out} = \overline{A}\overline{B}C + \overline{A}BC + A\overline{B}C + ABC$$


	BC	00	01	11	10
A	0		1	1	
	1		1	1	

$$\text{Out} = C$$

3 Variable K-Maps




$$\text{Out} = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C} + ABC + AB\overline{C}$$




$$\text{Out} = \overline{A} + B$$


3 Variable K-Maps



$$\text{Out} = \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C} + \overline{A}B\overline{C} + AB\overline{C}$$



Back to our earlier example.....



The K-map and the algebraic produce the same result.

Up... up... and let's keep going

		D			
		00	01	11	10
A \ B	00				
	01				
	11				
	10				


Brackets indicate groupings: A (rows), B (columns), C (columns), and D (columns).

$$\text{Out} = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + A\overline{B}\overline{C}\overline{D} + A\overline{B}C\overline{D}$$

		00	01	11	10
A \ B	00	1			1
	01				
	11				
	10	1			1

Red dashed lines connect the 1s in the 00 and 10 rows, indicating a simplification.

$$\text{Out} = \overline{B}\overline{D}$$



Few more examples


		D				
		00	01	11	10	
A {	B	CD				
	00					
	01					
	11					
	10					
		C				

$$\text{out} = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + A\overline{B}\overline{C}\overline{D} + ABCD$$




		CD			
		00	01	11	10
A	B				
	00	1			1
	01				
	11			1	
	10	1			

$$\text{out} = \overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{D} + ABCD$$

Few more examples



$$\begin{aligned} \text{Out} = & \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}C\overline{D} \\ & + \overline{A}\overline{B}CD + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D \\ & + \overline{A}BC\overline{D} + \overline{A}BCD + ABC\overline{D} + ABCD \end{aligned}$$



$$\text{Out} = \overline{A}\overline{C} + \overline{A}D + B\overline{C} + BD$$

Don't Care Conditions

- Let $F = AB + \bar{A}\bar{B}$
- Suppose we know that a disallowed input combo is $A=1, B=0$
- Can we replace F with a simpler function G whose output matches for all inputs we do care about?
- Let H be the function with Don't-care conditions for obsolete inputs

Inputs will not occur →

A	B	F	H	G
0	0	1	1	1
0	1	0	0	0
1	0	0	X	1
1	1	1	1	1

$$G = AB + \bar{B}$$

- Both F & G are appropriate functions for H
- G can substitute for F for valid input combinations

Don't Cares can Greatly Simplify Circuits

Sometimes “don't cares” greatly simplify circuitry


D					
	1	X	X	X	
	X	1	X	X	
A	0	0	1	X	B
	0	0	X	1	
				C	

$$\bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}B\bar{C}D + ABCD + A\bar{B}C\bar{D} \text{ vs. } \bar{A} + C$$

Combinational Circuits


Stateless circuits

Outputs are function of inputs only




Enabler Circuits

Output is “enabled” ($F=A$) only when input ‘ENABLE’ signal is asserted ($EN=1$)




EN	F
0	0
1	A



EN	F
0	1
1	A

© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e


Design Example




e.g., what outputs
“lights up” when input
 $V=4$?

Input					Output						
Va	W	X	Y	Z	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	0	0	1	1
X	1	0	1	0	X	X	X	X	X	X	X
X	1	0	1	1	X	X	X	X	X	X	X
X	1	1	0	0	X	X	X	X	X	X	X
X	1	1	0	1	X	X	X	X	X	X	X
X	1	1	1	0	X	X	X	X	X	X	X
X	1	1	1	1	X	X	X	X	X	X	X

Design Example




For what values does output f “light up” for?




Input					Output						
Va	W	X	Y	Z	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	0	0	1	1
X	1	0	1	0	X	X	X	X	X	X	X
X	1	0	1	1	X	X	X	X	X	X	X
X	1	1	0	0	X	X	X	X	X	X	X
X	1	1	0	1	X	X	X	X	X	X	X
X	1	1	1	0	X	X	X	X	X	X	X
X	1	1	1	1	X	X	X	X	X	X	X

Design Example

We will do f, but you should be able to design a-e as well



$$f = W + \bar{Y}\bar{Z} + X\bar{Z} + \mathbf{X\bar{Y}} = W + (X + \bar{Y})\bar{Z} + \mathbf{X\bar{Y}}$$



How are Sequential Circuits different from Combinational Circuits?

Outputs of sequential logic depend on both current and prior values – it has memory

Definitions:

State: all the information about a circuit to explain its future behavior

Latches and flip-flops: state elements that store one bit of state



Synchronous sequential elements: combinational logic followed by a bank of flip-flops

Bistable Circuits

Fundamental building blocks of other elements

No inputs

Two outputs (Q and \bar{Q})




Bistable Circuit Analysis


Consider all the cases

- Consider the two possible cases:

- $Q = 0$: then $\bar{Q} = 1$ and $Q = 0$ (consistent)




- $Q = 1$: then $\bar{Q} = 0$ and $Q = 1$ (consistent)



Bistable circuit stores 1 bit of state (Q, or Q')

But there are no inputs to control state


Set/Reset Latch



- $S = 1, R = 0$
- $S = 0, R = 1$
- $S = 0, R = 0$
- $S = 1, R = 1$


S/R Latch Analysis

- $S = 1, R = 0$: then $Q = 1$



set

- $S = 0, R = 1$: then $Q = 0$





reset

Copyright © 2007 Elsevier


S/R Latch Analysis

- $S = 0, R = 0$: then $Q = Q_{prev}$



memory!

- $S = 1, R = 1$: then $Q = 0$ and $\overline{Q} = 0$



$Q = \overline{Q}$
Invalid state

Copyright © 2007 Elsevier


S/R Latch Symbol

Set operation – makes output 1 ($S = 1, R = 0, Q = 1$)

Reset operation – makes output 0 ($S = 0, R = 1, Q = 0$)

What about invalid state? ($S = 1, R = 1$)

SR Latch
Symbol



D Latch


Two inputs (C and D)

C: controls when the output changes


D (data input): controls what the output changes to

When $C = 1$, D passes through to Q (transparent latch)

When $C = 0$, Q holds previous value (opaque latch)



D Latch Internal Circuit



C	D	\overline{D}	S	R	Q	\overline{Q}
0	X					
1	0					
1	1					

Copyright © 2007 Elsevier

How to Coordinate with Multiple Components?

But how do we coordinate computations and the changing of state values across lots of different parts of a circuit?


We use CLOCKING (eg. 2.6GHz clock on Intel processors)

On each clock pulse, combinational computations are performed, and results stored in latches

How to introduce clocks into latches?


Flip-flops: Latches on a Clock

A straightforward latch is not safely synchronous (or predictably synchronous)



Flip-flops designed so that outputs will NOT change within a single clock pulse

D Flip-Flop



When CLK is 0

- master is enabled (N1 obtains the value input to the master)
- slave is disabled (Old output is still output)

When CLK is 1

- then master is disabled (N1 is the old value)
- Slave is enabled, it copies N1 into output


D Flip-Flop Summary

Two inputs: Clk, D




Function

- The flip-flop samples D on rising clock edge
- When clock goes from 0 to 1, D passes through Q
- Otherwise, Q holds its value
- Q only changes on rising clock edge
- Flip-flop is called “edge-triggered” because it is activated only on the clock edge

D Flip-Flop
Symbols





Flip-Flop versus Latch



Latch outputs change at any time, flip-flops only during clock transitions

Registers





Copyright © 2007 Elsevier

Finite State Machines

FSM = State register + combinational logic



Stores the next state and loads the next state at clock edge

Computes the next state and computes the outputs




Traffic Light Controller Example

- Traffic sensors: T_A , T_B (TRUE when there is traffic)
- Lights: L_A , L_B



FSM State Transition Diagram


- States: Circles
- Transitions: Arcs



FSM State Transition Table

State transitions from diagram can be rewritten in a state transition table

(S = current state, S' = next state)



Current State S	Inputs		Next State S'
	TA	TB	
AGreen	0	X	AYellow
AGreen	1	X	AGreen
AYellow	X	X	BGreen
BGreen	X	0	BYellow
BGreen	X	1	BGreen
BYellow	X	X	AGreen

Encoded State Transition Table

After selecting a state encoding, the symbolic states in the transition table can be realized with current state/next state bits

State	Encoding	
	S1	S0
AGreen	0	0
AYellow	0	1
BGreen	1	0
BYellow	1	1

Current State	Encoded Current State		Inputs		Next State	Encoded Next State	
S	S1	S0	TA	TB	S'	S1'	S0'
AGreen	0	0	0	X	AYellow	0	1
AGreen	0	0	1	X	AGreen	0	0
AYellow	0	1	X	X	BGreen	1	0
BGreen	1	0	X	0	BYellow	1	1
BGreen	1	0	X	1	BGreen	1	0
BYellow	1	1	X	X	AGreen	0	0

Computing Next State Logic

Current State	Encoded Current State		Inputs		Next State	Encoded Next State	
S	S1	S0	TA	TB	S'	S1'	S0'
AGreen	0	0	0	X	AYellow	0	1
AGreen	0	0	1	X	AGreen	0	0
AYellow	0	1	X	X	BGreen	1	0
BGreen	1	0	X	0	BYellow	1	1
BGreen	1	0	X	1	BGreen	1	0
BYellow	1	1	X	X	AGreen	0	0

From K-maps, figure out expressions for the next state:

$$S1' = S1 \text{ XOR } S0$$

$$S0' = \neg S1 \neg S0 TA + S1 \neg S0 TB$$

FSM Output Table

FSM output logic is computed in similar manner as next state logic

In this system, output is a function of current state (Moore machine)

Alternative – Mealy machine (output function of both current state and inputs, though we won't cover this in class)

output encoding

Output	Encoding	
Green	0	0
Yellow	0	1
Red	1	0

output truth table

State	State		LA		LB	
	S1	S0	LA1	LA0	LB1	LB0
AGreen	0	0	0	0	1	0
AYellow	0	1	0	1	1	0
BGreen	1	0	1	0	0	0
BYellow	1	1	1	0	0	1


- Compute output bits as function of state bits

$$LA1 = S1; LA0 = S1'S0$$

$$LB1 = \overline{S1}; LB0 = S1S0$$

red light


State Register: Assume D-FF



FSM: Figure out Next State Logic


$$S_1' = S_1 \text{ XOR } S_0$$

$$S_0' = \neg S_1 \neg S_0 T_A + S_1 \neg S_0 T_B$$



FSM: Figure out Output Logic

$$\begin{aligned} LA1 &= S_1; LA0 = S_1'S_0 \\ LB1 &= 'S_1; LB0 = S_1S_0 \end{aligned}$$




FSM Example 2

Design an FSM that detects a stream of three or more consecutive 1s on an input stream

Input:	0 1 1 1 0 1 0 1 1 0 1 1 1 0 1 ...
Output:	0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 ...

Finite State Machine for the 3 1's problem



FSM Truth Table

Truth Table for Next State (AN and BN are next states)

A	B	X	AN	BN
0	0	0	0	0
0	0	1	0	1
0	1	0	0	0
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

Encoding

	A	B
S0	0	0
S1	0	1
S2	1	0
S3	1	1

We need two bits
to encode 4 states
(lets call these bits A & B)

FSM with D-Flip Flops

Next state AN

AB \ X	00	01	11	10
0				
1		1	1	1

$$AN = BX + AX$$

Next state BN

AB \ X	00	01	11	10
0				
1	1		1	1

$$BN = AX + \overline{B}X$$

Truth Table for Output

AN	BN	Y
0	0	0
0	1	0
1	1	1
1	0	0

$$Y = AN \cdot BN$$

FSM Circuit

