


Six-lane auxiliary comparison atlas — no cross-lane ranking


a

Single-mode decoder (same formal trace)




b

Surface-GKP CNOT reproduction




c

Multimode drift lane (same project task)




d

Controller / learned-module eligibility



e

AQEC common-wall-clock replay



f

FPGA evidence boundary

