


a Deterministic source-to-action pipeline




6 cycles · II=1

cycle contract; transport, physical jitter and multimode MLD excluded

b Atomic A/B bank and fail-closed recovery




c Exact qualification




148-byte public vector · independent golden

d Three-seed whole-harness P&R



e Complete-harness resources



f Physical-board and speed-claim boundary

BOARD: UNMEASURED
latency · jitter · deadline miss · power
transfer latency · commit latency = null

NO SPEED / SOTA CLAIM
whole-harness estimate ≠ bare core or board
current RTL ≠ multimode decoder