


a


## Million-cycle integer/CXXRTL



10 families · fixed-point integer golden · actual integrated RTL  
abstract FIFO receiver; physical transport excluded

b

## Timing ownership




6 cycles · II=1

222.222 ns at assumed 27 MHz

clock model; transport/jitter excluded


c

## Three-seed open-source P&R estimate



d

## Complete-profile resources



## Physical-evidence and stopped-branch boundary

e

