

جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

Electrical and Computer Engineering Department Digital Circuit Design II Lab: (10636391) Report Grading Sheet

Instructor Name: Dr. Ashraf Armoush	Experi	ment #:	2				
Academic Year: 2024/2025	Perform	med on: 15/2/2024					
Semester: 2st semester	Submitted on:						
Student Names:							
1-Ahmad Ashayer	2-Asem	2-Asem Diab					
3-	4-						
5-	6-						
Evaluation Criterion		CLO	Grade	Points			
Abstract and Aims							
Aims and idea of the experiment are clearly stated i	n simple		10				
words			<u></u> -				
Introduction, Apparatus and Procedures							
Introduction is complete and well-writte	,						
	kground		15				
information related to the principles of the exper			13				
provided. The list of apparatus and procedures	are also						
provided							
Experimental Results, Calculations and Discuss							
1	findings						
adequately and specifically summarized, in g	_	50					
tabular, and/or written form. Comparison of th							
predictions to experimental results, including discu							
accuracy and error analysis as needed.							
Conclusions summerize the major findings f	rom the						
Conclusions summarize the major findings freeze experimental results with adequate specificity. High		15					
the most important results	mgnung						
Appearance							
Title page is complete, page numbers applied, co	ontent is						
well organized, correct spelling, fonts are consiste		10					
well organized, correct spelling, fonts are consistent, good visual appeal. You have also to use reference for the							
information you provide							
Total							
10002			100				

-Abstract and Aims-

Design the Full adder by using Half adder description, also design the 4-bit adder by Structural and behavioral description.


-Introduction-

Half Adder

A circuit that has 2 input and two outputs, one of the outputs is Sum and the other is the carry,

The sum designed with a simple XOR gate between the two inputs, the carry designed with

AND gate as the figure shown:-






And the truth table of this circuit:-

A	В	S	Cout
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

Full Adder

The full adder is same as half adder, but with additional input, and the equation of the carry is different from the half adder as figure shown:-



Sum=A xor B xor Cin




Cout=AB + ACin+BCin

And this is the truth table for this digital circuit:-

A	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	0	0

In the lab the Full adder can be designed by using half adders, in details it designed by two half adders and one OR gate as shown:-



4-Bit-Adder


This digital circuit designed as two inputs and each input described as 4-bit vector with additional carry bit, And designed it in structural and behavioral description, And to design this digital circuit it will designed



جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

by the previous full adder and it will need four of it, with additional carry as shown in the circuit.

In this experiment the Zed-Board has only 8 switches, so we set the carry input as 0.



- Experimental Results -

Half Adder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity HA is
    Port (a: in STD_LOGIC;
    b: in STD_LOGIC;
    c: out STD_LOGIC;
    c: out STD_LOGIC);

end HA;

architecture Behavioral of HA is

begin
s<= a xor b;
c<= a and b;

end Behavioral;
```



جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

Full Adder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity FA is
    Port ( a : in STD_LOGIC;
          b : in STD LOGIC;
          cin : in STD_LOGIC;
          s : out STD LOGIC;
           cout : out STD LOGIC);
end FA;
architecture Behavioral of FA is
component HA is
    Port ( a : in STD_LOGIC;
          b : in STD LOGIC;
          s : out STD LOGIC;
          c : out STD_LOGIC);
end component;
signal s1:std_logic;
signal c1:std logic;
signal c2:std_logic;
begin
HA1 : HA port map(a,b,s1,c1);
HA2: HA port map(cin,s1,s,c2);
cout<=c1 or c2;
end Behavioral;
```

Figure 1: implemention of FA

```
library IEEE;
use IEEE.STD_LOGIC 1164.ALL;
entity FM_tb is...

architecture Behavioral of FM_tb is

component FM ais Port (a: in STD_LOGIC;...)
signal al:std logic; signal bl:std logic; signal cinl:std_logic;
begin
FM: FA port map(al,bl,cinl,sl,coutl);

pl:process
begin
wait for 40 ns;
al<='0';bl<='0';cinl<='0';
wait for 10 ns;
al<='0';bl<='0';cinl<='1';
wait for 10 ns;
al<='0';bl<='1';cinl<='0';
wait for 10 ns;
al<='0';bl<='1';cinl<='0';
wait for 10 ns;
al<='0';bl<='1';cinl<='1';
wait for 10 ns;
al<='0';bl<='1';cinl<='1';
wait for 10 ns;
al<='1';bl<='0';cinl<='0';
wait for 10 ns;
al<='1';bl<='1';cinl<='0';
wait for 10 ns;
al<='1';bl<='1';cinl<='1';
al<-'1';bl<='1';cinl<='1';
```

Figure 2: Testbench for FA



جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات




Figure 3: wave for sumlation of FA

• Structure 4bit adder

```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
entity fourbitadder is
     Port ( a : in STD LOGIC VECTOR (3 downto 0);
            b : in STD LOGIC VECTOR (3 downto 0);
            s : out STD LOGIC VECTOR (3 downto 0);
            cout : out STD LOGIC);
) end fourbitadder;
architecture Behavioral of fourbitadder is
component FA is Port ( a : in STD LOGIC;
            b : in STD_LOGIC;
            cin : in STD_LOGIC;
            s : out STD_LOGIC;
            cout : out STD LOGIC);
) end component;
 signal c : std logic vector (3 downto 0);
 begin
 Fal: FA port map(a(0),b(0),'0',s(0),c(1));
 Fa2: FA port map(a(1),b(1),c(1),s(1),c(2));
 Fa3: FA port map(a(2),b(2),c(2),s(2),c(3));
 Fa4: FA port map(a(3),b(3),c(3),s(3),cout);
) end Behavioral;
```

Figure 4:stucture Adder implemtion



جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.std_logic_unsigned.ALL;
use IEEE.numeric std.All;
entity fourbitadder_tb is
-- Port ( );
end fourbitadder tb;
architecture Behavioral of fourbitadder_tb is
component fourbitAdder is...
signal a :STD LOGIC VECTOR (3 downto 0);
signal b :STD_LOGIC_VECTOR (3 downto 0);
signal s :STD LOGIC VECTOR (3 downto 0);
signal cout :STD_LOGIC;
begin
adder: fourbitAdder port map( a ,b,s,cout );
p1: process
begin
a<="0000";
b<="0000";
outerloop: for i in 0 to 16 loop
'innerloop:for j in 0 to 16 loop
wait for 5 ns;
b<=b+1;
end loop ;
a<=a+1;
end loop ;
end process p1;
end Behavioral;
```

Figure 5: structural Adder testbench




Figure 6: structural Adder wave



جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

• Behavior 4bit Adder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.std logic unsigned.ALL;
entity behAdder is
    Port ( a : in STD LOGIC VECTOR (3 downto 0)
           b : in STD LOGIC VECTOR (3 downto 0)
           s : out STD LOGIC VECTOR (3 downto (
           cout : out STD LOGIC);
end behAdder;
architecture Behavioral of behAdder is
signal s1: std logic vector(3 downto 0);
signal c:std logic;
signal res:std logic vector (4 downto 0);
begin
p1: process(a,b)
variable asig:std logic vector(4 downto 0);
variable bsig:std logic vector (4 downto 0);
begin
asig:='0'&a;
bsig:='0'&b;
res <=asig + bsig;
end process;
cout <= res(4);
s<=res(3 downto 0);
end Behavioral;
```

Figure 7 : behavior Adder implemention



جامعة النجاج الوطنية كلية المندسة وتكنولوجيا المعلومات

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.std logic unsigned.ALL;
use IEEE.numeric std.All;
entity behav_tb is-- Port ();
end behav tb;
architecture Behavioral of behav tb is
component behAdder is Port ( a : in STD LOGIC VECTOR (3 downto 0);
           b : in STD LOGIC VECTOR (3 downto 0);
           s : out STD LOGIC VECTOR (3 downto 0);
           cout : out STD LOGIC);
end component;
signal a :STD LOGIC VECTOR (3 downto 0);
signal b :STD LOGIC VECTOR (3 downto 0);
signal s :STD LOGIC VECTOR (3 downto 0);
signal cout :STD LOGIC;
begin
adder: behAdder port map( a ,b,s,cout );
p1: process
begin
a<="0000";
b<="0000";
outerloop:for i in 0 to 16 loop
innerloop:for j in 0 to 16 loop
wait for 5 ns;
b<=b+1;
end loop ;
a<=a+1;
end loop ;
end process p1;
end Behavioral;
```

Figure 8: behavior Adder testbench




Figure 9: behavior Adder wave



جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

- Conclusions -

In this experiment we learned how to use Zed-Board and Xilinx Vivado Software for coding how to use it to design digital circuits in Verilog and VHDL, and we learned how to implement the 4-bit-adder in structural and behavioral description by using 4 Full-Adders.

- Appearance-

https://online.visualparadigm.com/app/diagrams/#diagram:proj=0&type=LogicDiagram&width =11&height=8.5&unit=inch