

جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

Electrical and Computer Engineering Department Digital Circuit Design II Lab: (10636391) Report Grading Sheet

Instructor Name: Dr. Ashraf Armoush Experi			ment #: 3						
Academic Year: 2024/2025 Perfor		med on: 22/2/2024							
Semester: 2st semester	Submitted on:								
Student Names:									
1-Ahmad Ashayer	2-Asem	Diab							
3-	4-								
5-	6-	6-							
Evaluation Criterion		CLO	Grade	Points					
Abstract and Aims									
Aims and idea of the experiment are clearly stated i	n simple		10						
words									
Introduction, Apparatus and Procedures									
Introduction is complete and well-writte	,								
	kground		15						
information related to the principles of the exper			13						
provided. The list of apparatus and procedures	are also								
provided									
Experimental Results, Calculations and Discuss									
1	findings	<u> </u>							
adequately and specifically summarized, in g	-		50						
tabular, and/or written form. Comparison of th		20							
predictions to experimental results, including discu	ission of								
accuracy and error analysis as needed.									
Conclusions commerciae the major findings f	uomo the								
Conclusions summarize the major findings for			15						
experimental results with adequate specificity. High the most important results									
Appearance									
Title page is complete, page numbers applied, co	ontent is								
well organized, correct spelling, fonts are consiste	10								
well organized, correct spelling, fonts are consistent, good visual appeal. You have also to use reference for the									
information you provide	101 1110								
Total									
A OWN		100							



-Abstract and Aims-

This experiment has four parts, all of them implemented in verlog, the first one is designing 4-bit Asynchronous counter by designing four T-Flip Flops, second one is designing 4-bit Synchronous updown counter, additionally for these two parts we need to design clock divider, for the third part designing button debouncing to use it as a trigger for updown counter, finally designing two digit BCD counter and show the digits by using two 7-segments display, for this part also it needed decoder and time multiplexer.


-Introduction-

4-bit Asynchronous Up Counter

First for this part designing this counter needs four T-Flip Flops and this is the truth table for it:-

T	Clear	Q
X	0	0
0	1	Q
1	1	~Q

And this is the figure for the Asynchronous counter:-




Clock Divider

This circuit for the design clock, it take the clock as input and decrease it's frequency as output, and for this part the clock frequency is 100MHz and the output clock is 1Hz, so for some calculations the output of the counter which is maximum value will be 50M




Top-Level Module



4-bit Synchronous Auto Updown Counter

For this second part, the implemented Synchronous counter has up and down situations, so it implemented by using arithmetic operators like + and -, and for this part it designed in behavioral description, and also as before it used the clock divider module for decreasing the frequency for the input clock as shown in the **top level module**:-




Push Button UpDown Counter

For this part we implemented the counter but with additional part which is push button for controlling the counter, but before that there is one single problem with this circuit which is **Bouncing**, this appears when clicking on button there is a noise that making an effect to the




جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

design, and to solve this issue we make a software debouncing solution to avoid this noise, and this is the module for this circuit:-



It takes two input and gives one output, for this solution, inside this block we determine the interval for that noise and simple making some delay for solving the issue.

Finally this is the top-level module for that counter:-



Two-Digit BCD Counter

For this final part, the BCD counter includes many blocks, some of them like Clock-Divider and this block has been implemented both in Asynchronous and Syncron us counters, and also it needs some additional blocks each one has it's objective.

BCD Counter

This digital circuit has counter from 0 to 9, but in this part we need two show the counter between 00 and 99, for the up situation, when the first digit reaches 9, the second digit incremented by 1 and the first will be 0.

And for the down situation when the first digit reach's 0, the second one will decremented by one and the first one will be 9.



Time Multiplexer

This digital circuit for displaying each digit in the same time, it takes the two digits as inputs and gives two output, one of them is the BCD digit itself, the other is Digit selector.


BCD to 7-segment Decoder

This circuit for decode the 4 bit digit counter to 7 outputs each one is related to the 7-segment display.

And this is the truth table that needed for this part of experiment:-

	Α	В	С	d	е	f	g
0	1	1	1	1	1	1	0
1	0	1	1	0	0	0	0
2	1	1	0	1	1	0	1
3	1	1	1	1	0	0	1
4	0	1	1	0	0	1	1
5	1	0	1	1	0	1	1
6	1	0	1	1	1	1	1
7	1	1	1	0	0	0	0
8	1	1	1	1	1	1	1
9	1	1	1	0	0	1	1
defalut	0	0	0	0	0	0	0

Top-Level Module





جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

- Experimental Results -

Part one: 4-bit Asynchronous Up Counter

Code:

```
1 module TFF(
2 👨
       input T,
3 ¦
        input Clk,
 4
       input Reset,
 5
       output reg Q,
 6
        output reg Qbar
 7
 8 🖯
        always@(posedge Clk,negedge Reset)
9 🖨
        begin
10 🖨
        if(Reset==0)
11 ⊖
        begin
        Q<=0;
12
13
        Qbar<=1;
14 🗇
15 🖯
        else if(T==1)
16 🖨
        begin
17
        Q<=~Q;
18
        Qbar=~Qbar;
19 🖨
20 🖨
21 🖨 endmodule
22
```

Figure 1: T Flip Flop

```
imput Clk,
input Enable,
input Reset,
output [5:0] Q
);
wire [6:0]clks;
assign clks[0]=Clk;
TFF TF1(Enable,clks[0],Reset,Q[0],clks[1]);
TFF TF2(Enable,clks[1],Reset,Q[1],clks[2]);
TFF TF3(Enable,clks[2],Reset,Q[2],clks[3]);
TFF TF4(Enable,clks[3],Reset,Q[3],clks[4]);
TFF TF5(Enable,clks[4],Reset,Q[4],clks[5]);
TFF TF6(Enable,clks[5],Reset,Q[5],clks[6]);
```

Figure 2: Asyncous Counter



جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

```
module ClkDivider(
    input Clk,
    output reg ClkOut
    );
    integer Counter=0;
   reg forClk=0;
    always@(posedge Clk)
    begin
    Counter=Counter+1;
    if(Counter==50000000)
    begin
    Counter=0;
    forClk=~forClk;
    ClkOut=forClk;
    end
    end
endmodule
```

Figure 3 : Clock Divider

Testbench:

```
module TopLevelR(
    input Reset,
    input Enable,
    input Clk,
    output [5:0] Q
    );
    wire ClkOut;
    ClkDivider uut1(Clk,ClkOut);
    AsyncCounter uut2(ClkOut,Enable,Reset,endmodule
```

Figure 4 : Top Level




جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

```
`timescale 1ns / 1ps
module AsyncCounter tb(
      );
      integer i;
      reg Reset;
     req Clk;
     reg Enable;
      wire [5:0]Q;
     initial begin
     Clk <= 0;
     for(i=0;i<4000;i=i+1)
     begin
     #10;Clk<=~Clk;
É
     end
          AsyncCounter uut(Clk, Enable, Reset, Q);
      initial begin
      #10;
     Enable<=0;
      Reset<=0;
      #20;
      Enable<=1;
      #30;
      Reset<=1;
      #500;
      end
endmodule
```

Figure 5: testbench of asyc counter

Wave:



Part two: 4-bit synchronous Up/down Counter



جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

```
| module syncCount(
     input Clk,
     input UpDown,
     input Reset,
     output reg [3:0] Q
     always@(posedge Clk,negedge Reset)
     begin
     if(Reset==0)
     begin
     Q=0;
     end
     else if (UpDown==0)
     begin
     Q<=Q+1;
     end
     else
     begin
     Q<=Q-1;
     end
     end
) endmodule
```

Figure 6: syncrous up/down counter

```
module TopLevelForSync(
    input Clk,
    input UpDown,
    input Reset,
    output [3:0] Q
    );
    wire ClkOut;
    ClkDivider uut1(Clk,ClkOut);
    syncCount uut2(ClkOut,UpDown,Reset,Q);
endmodule
```

Figure 7: top level module

```
`timescale 1ns / 1ps
module syncCount tb();
      integer i;
     reg Reset;
      reg Clk;
      reg UpDown;
     wire [3:0]Q;
      initial begin
     clk <= 0;
      for(i=0;i<4000;i=i+1)
     begin
      #10;Clk<=~Clk;
      end
      end
          syncCount uut(Clk,UpDown,Reset,Q);
      initial begin
      #10;
      UpDown <= 0;
     Reset<=0;
      #20;
      UpDown<=1;
      Reset<=1;
      #500:
          UpDown<=0;
      #30;
      end
 endmodule
```

Figure 8: testbench



Figure 9: wave of sumlation



module syncCount(
 input Clk,

Part three: Push Button UpDown Counter

```
input UpDown,
                                                       input Reset,
  module PBDebouncer(
                                                       output reg [3:0] Q
      input Clk,
       input PB,
                                                       always@(posedge Clk,negedge Reset)
       output reg PBOut
                                                       if(Reset==0)
                                                       begin
       req Ton=0;
                                                       Q=0;
      reg Old=0;
      integer count=0;
                                                       else if (UpDown==0)
      integer max=1000000;
99999
                                                       Q<=Q+1;
      always@(posedge Clk)
                                                       end
      begin
                                                       else
     if (Ton==0)
                                                       begin
      begin
                                                       Q<=Q-1;
     if(PB!=Old)
                                                       end
                                                       end
      begin
                                                  ) endmodule
      Ton<=1;
      count=0;
                                                  Figure 11:syncrous counter implemention
      Old<=PB;
     end //end for if (P.
      end//end for Ton==0
                                                   module TopLevelForPB(
                                                       input Reset,
      else
                                                       input UpDown,
     begin
                                                       input Clk,
      count=count+1;
                                                       input PB,
      if (count == max)
                                                       output [3:0] Q
      begin
                                                       );
      Ton=0;
                                                           wire PBOut;
      PBOut <=~ PBOut;
                                                       PBDebouncer uut1(Clk, PB, PBOut);
      end //for count==max
                                                       syncCount uut2 (PBOut, UpDown, Reset, Q);
       end //for Ton==1
                                                   endmodule
       end//for always
endmodule
```

Figure 10: push button debouncer

Figure 12: top level of part 3

Part 4: Two-Digit BCD Counter



جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات


```
module TDM(
 `timescale 1ns / 1ps
                                               input Clk,
module BCD tb();
                                               input [3:0] Dig0,
    reg Reset;
                                               input [3:0] Dig1,
    reg Clk=0;
                                               output reg [3:0] DigOut,
    reg UpDown;
    wire [3:0]dig0;
                                               output reg DigitSelect
    wire [3:0]dig1;
                                               );
    BCDCounter uut(Reset, UpDown, Clk, dig0, dig1);
                                               integer counter=0;
  initial begin
forever begin
                                               always@(posedge Clk)
   #1; Clk=~Clk;
                                               begin
    end
                                               if (DigitSelect == 0)
    end
                                               begin
    initial begin
                                               DigOut <= DigO;
      #10;
                                               end
     Reset<=0;
                                               else
     UpDown<=0;
                                               begin
     #20;
                                               DigOut<=Dig1;
     Reset<=0;
                                               end
     UpDown<=1;
                                               counter=counter+1;
     #20;
                                               if(counter==1000000)
     Reset<=1;
                                               begin
     UpDown<=0;
                                               counter=0;
     #210;
                                               DigitSelect <= ~ DigitSelect;
     UpDown<=1;
                                               end
     Reset<=1;
                                               end
     #200;
                                          endmodule
     end
) endmodule
```



جامعة النجاح الوطنية كلية المندسة وتكنولوجيا المعلومات

```
module BCDCounter (input Reset,
     input UpDown, input Clk,
                                                       else
     output reg [3:0] Dig0,
                                                       Dig1=Dig1+1;
     output reg [3:0] Dig1 );
                                                       end //for Dig0==9
     always@(posedge Clk,negedge Reset)
                                                       Dig0=Dig0+1;
                                                       end //for if updown==0
     if(Reset==0)
     begin
     Dig0<=0;
                                                       begin
                                                       if(Dig0==0)
     Dig1<=0;
                                                       begin
     end// fooooor reset
                                                       Dig0=9;
                                                       if (Dig1==0)
     begin
                                                       Dig1=9;
     if (UpDown==0)
                                                       else
     begin
                                                       Dig1=Dig1-1;
     if(Dig0==9)
                                                       end //for Dig0==0
     begin
                                                       else
     Dig0=0;
                                                       Dig0=Dig0-1;
     if (Dig1==9)
                                                       end //fooooor upDown=1
     begin
                                                       end //foooooor else (UpDown)
     Dig1=0;
                                                       end //foooor always
     end //for dig1==9
                                                endmodule
module Decoder (
   input [3:0] Digit,
   output reg AA,
                                           module topLevel(
   output reg AB,
                                               input Reset,
   output reg AC,
                                               input UpDown,
   output reg AD,
                                              input Clk,
   output reg AE,
                                             output AA,
   output reg AF,
                                               output AB,
   output reg AG
                                               output AC,
                                               output AD,
   always@(Digit)
                                               output AE.
   begin
                                               output AF,
   case (Digit)
                                               output AG,
   0:{AA,AB,AC,AD,AE,AF,AG}<=7'b11111110;
                                                  output c
   1:{AA,AB,AC,AD,AE,AF,AG}<=7'b0110000;
   2:{AA,AB,AC,AD,AE,AF,AG}<=7'b1101101;
                                               wire ClkOut;
   3:{AA,AB,AC,AD,AE,AF,AG}<=7'b1111001;
                                               wire [3:0]Dig0;
   4:{AA,AB,AC,AD,AE,AF,AG}<=7'b0110011;
                                               wire [3:0]Dig1;
   5:{AA,AB,AC,AD,AE,AF,AG}<=7'b1011011;
                                               wire [3:0]BCD:
   6:{AA,AB,AC,AD,AE,AF,AG}<=7'b1011111;
                                               ClkDivider uut1(Clk,ClkOut);
   7:{AA,AB,AC,AD,AE,AF,AG}<=7'b1110000;
                                               BCDCounter uut2 (Reset, UpDown, ClkOut, Dig0, Dig1);
   8:{AA,AB,AC,AD,AE,AF,AG}<=7'b1111111;
                                              TDM uut3(Clk,Dig0,Dig1,BCD,c);
                                               Decoder uut4 (BCD, AA, AB, AC, AD, AE, AF, AG);
   9:{AA,AB,AC,AD,AE,AF,AG}<=7'b1110011;
   default: {AA, AB, AC, AD, AE, AF, AG} <= 7 'b00000000;
 endcase
                                           endmodule
   end
endmodule
```





Conclusions -

In this experiment we learned how to implement asynchronous counter by using flips-flops circuit, and also implementing synchronous counter and for both we implemented clock divider for the system design clock,

Also we learned how to deal with bouncing problem in the lap and solving the noise issue when we use push button,

Finally we learned how to make BCD counter and how to show it in multiple 7-segments display.