

Tutorial 1

Asep Trisna Setiawan

23221111

full_adder - [D:/23221111/Data S2/Semester 2/System on Chip/Project/full_adder/full_adder.xpr] - Vivado 2016.4

File Edit Flow Tools Window Layout View Run Help

Default Layout 10 us Ready

Flow Navigator

- Project Manager
- IP Integrator
- Simulation**
 - Simulation Settings
 - Run Simulation
- RTL Analysis
 - Elaboration Settings
 - Open Elaborated Design
- Synthesis
 - Synthesis Settings
 - Run Synthesis
 - Open Synthesized Design
- Implementation
 - Implementation Settings
 - Run Implementation
 - Open Implemented Design
- Program and Debug
 - Bitstream Settings
 - Generate Bitstream
 - Open Hardware Manager

Behavioral Simulation - Functional - sim_1 - full_adder_tb

Behavioral Simulation - Functional - sim_1 - half_adder Behavioral Simulation - Functional - sim_1 - full_adder_tb

Scopes

Name	Design Unit	Block Type
full_adder_tb	full_adder_tb	Verilog Module
full_adder_0	full_adder	Verilog Module
gbl	gbl	Verilog Module

Scope Sources

Untitled 1

Name	Value
a	1
b	1
c	1
sum	1
carry	1
T[31:0]	0000000a

Tcl Console

```
# }  
# run 1000ns  
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_adder_tb_behav' loaded.  
INFO: [USF-XSim-97] XSim simulation ran for 1000ns  
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 743.805 ; gain = 0.000
```

Type a Tcl command here

Tcl Console Messages Log

Sim Time: 1 us

2:26 PM 2/23/2022

