

# **North South University**

Department of Electrical & Computer Engineering

## **LAB REPORT**

## **Computer Organization and Architecture Lab**

Experiment Number: Lab - #02							
Experiment Name: Design of a 2-bit Arithmetic unit							

Experiment Date: 03-11-2021

Report Submission Date: 09-11-2021

Section: 02

Student Name: Asfaria Islam Chowdhury	Score		
Student ID: <b>1931741642</b> Remarks:			

#### **Objectives**

Here, a two bit arithmetic unit is being used, which is part of an arithmetic logic unit. The ALU here performs these microoperations: addition, addition with a carry, subtraction, and subtraction with a borrow on the two bit inputs  $A=A_1A_0$  and  $B=B_1B_0$ ; and transfer, increment and decrement on  $A=A_1A_0$ .

The description of each one of these microoperations is as follows:

- 1. Addition: A and B are added via two full adders, with a carry out.
- 2. Addition with a carry: Same as addition, but with a carry in of 1 into a full adder. The output is the summation of A+B+1, and  $C_{out}$  is displayed.
- 3. Subtraction: B is first 1's complemented, and then C<sub>in</sub> is passed into FA as 1, hence making B into 2's complement. B is then added to A.
- 4. Subtraction with a borrow: B is only 1's complemented, i.e. C<sub>in</sub>=0. Then, B is added to A.
- 5. Transfer: Whatever is the input of A is the output.
- 6. Increment: Increase A by 1.
- 7. Decrement: Decrease A by 1.

In the experiment, it is demonstrated that via selection bits into multiplexers and C<sub>in</sub> in FA, the ALU determines which of the seven microoperations should take place, i.e. more than one microoperation out of the seven listed cannot take place simultaneously.

#### **List of Equipments**

- 1. Trainer board
- 2. IC 7404 NOT, IC 7483 4-bit full adder, IC 74F153 4x1 Dual MUX
- 3. Wires for connection

#### **Theory**

There are two multiplexers in the dual MUX IC. In the *Circuit Diagram* section, they are labelled as MUX<sub>0</sub> and MUX<sub>1</sub>, for the 0<sup>th</sup> and 1<sup>st</sup> bits of A and B respectively.

Each MUX has the following input pins (input pin no's as per Logisim screenshot in the *Circuit Diagram* section):

- 1.  $0^{th} pin B$
- 2. 1<sup>st</sup> pin B's 1 complement (via B NOT). This step is useful for both subtraction and subtraction with borrow.
- 3.  $2^{nd}$  pin connected to 0

### 4. 3<sup>rd</sup> pin – connected to 1

There are two selection pins,  $S_0$  and  $S_1$ . The table below summarizes how S works.

$S_1$	So	Output
0	0	В
0	1	B NOT (1's complement)
1	0	0
1	1	1

#### <u>Addition</u>

When S=00, B is output of MUX. Both B and A are connected to FA, with  $C_{in}$ =0.  $A_0$  and  $B_0$  are added in FA<sub>0</sub>, and  $C_{out}$  of FA<sub>0</sub> is the  $C_{in}$  of FA<sub>1</sub>. Here,  $C_{out}$  of FA<sub>0</sub> is added to A<sub>1</sub> and B<sub>1</sub>, and the final carry out of the addition is displayed, along with  $D_0$ =A<sub>0</sub>+B<sub>0</sub> and  $D_1$ =A<sub>1</sub>+B<sub>1</sub>+( $C_{out}$  of FA<sub>0</sub>).

#### **Addition with Carry**

S=00, output of MUX = B.  $C_{in}$ =1 for FA<sub>0</sub>. The 0<sup>th</sup> output,  $D_0$ =A<sub>0</sub>+B<sub>0</sub>+1, is displayed. The  $C_{out}$  of FA<sub>0</sub> is connected to  $C_{in}$  of FA<sub>1</sub>. The 1<sup>st</sup> output,  $D_1$ =A<sub>1</sub>+B<sub>1</sub>+( $C_{out}$  of FA<sub>0</sub>), is displayed, along with  $C_{out}$  of the entire addition.

#### Subtraction

S=01, output of MUX is 1's complement of B.  $C_{in}$ =1 for FA<sub>0</sub>. In FA<sub>0</sub>, the output D<sub>0</sub> is A<sub>0</sub>+(B<sub>0</sub>'+1), where B<sub>0</sub>' is 1's complement, and (B<sub>0</sub>'+1) is 2's complement. The  $C_{out}$  of FA<sub>0</sub> goes to FA<sub>1</sub> as  $C_{in}$ , and the output is D<sub>1</sub>=A<sub>1</sub>+B<sub>1</sub>'+( $C_{out}$  of FA<sub>0</sub>). The final carry out is also displayed.

#### Subtraction with Borrow

S=01, output of MUX is 1's complement of B.  $C_{in}$ =0 for FA<sub>0</sub>. In FA<sub>0</sub>, the output D<sub>0</sub> is A<sub>0</sub>+B<sub>0</sub>', where B<sub>0</sub>' is 1's complement. The  $C_{out}$  of FA<sub>0</sub> goes to FA<sub>1</sub> as  $C_{in}$ , and the output is D<sub>1</sub>=A<sub>1</sub>+B<sub>1</sub>'+( $C_{out}$  of FA<sub>0</sub>). The final carry out is also displayed.

The reason why  $C_{in}$ =0 is that B borrows from A, rather than taking an external 1. The following diagram explains this, along with comparing with decimal subtraction with borrow:

1110 1010 1110

#### Transfer A

S=10, the output of MUX is 0. 0 is added with A to output A.

S=11, the output of MUX is 1.  $C_{in}$ =1. These two 1's cancel out each other (as shown in the diagram below), so the output of FAs is  $A_1A_0$ .

A=H

$$A = A, A_0 = 11$$

MUX

output, =  $Y, Y_0 = 11$  [become  $S = 11$ ]

 $+ 11$ 

Cost

A is decreased by 1

Becomes  $C_{in} = 1$  during transfer when  $S = 11$ ,  $A$  is again incremented by 1.

Hence,  $A = 11$ , which is the same as the original value of  $A$ .

#### Increment A

S=10, the output of MUX is 0.  $C_{in}$  is 1. A+0+1=A+1, so A is incremented by 1.

#### Decrement A

S=11, output of MUX is 1. This is added to A and  $C_{in}$ , which is 0. The following diagram explains what happens:

$$A = A, A_0 = 11$$

MUX

output;

 $Y = Y, Y_0 = 11$ 

[become S = 11]


 $Y = Y_1 = Y_0 = 11$ 

A is decreased by 1

C<sub>out</sub> is a signed bit. If C<sub>out</sub>=1, the output D is positive. If C<sub>out</sub>=0, the output D is negative.

### **Circuit Diagram**

Here, the simulation is for S=11, C<sub>in</sub>=1, A=00, and B=00.



#### **Function Table**

$S_1$	$S_0$	Cin	$\mathbf{A_1}$	Ao	$\mathbf{B}_1$	$\mathbf{B}_0$	$\mathbf{D}_1$	$\mathbf{D}_0$	Cout	Microoperation
0	0	0	0	0	0	1	0	1	0	Add
0	0	1	0	1	0	1	1	1	0	Add with carry
0	1	0	1	0	0	0	0	1	1	Subtract with borrow
0	1	1	1	1	1	1	0	0	1	Subtract
1	0	0	1	1	0	1	1	1	0	Transfer A
1	0	1	0	0	1	0	0	1	0	Increment A
1	1	0	1	1	0	0	1	0	1	Decrement A
1	1	1	0	0	0	0	0	0	1	Transfer A

#### **Discussion**

At first, each equipment is discussed in details. The trainer board has the following features:

- 1. An on/off button
- 2. Vcc comes from 5V, and ground from GND
- 3. 16 input switches
- 4. The outputs are displayed by connecting the output pins of ICs to the output LED pins via wires.
- 5. A breadboard is located in the middle. The horizontal red line is the plus connection or Vcc connection. The horizontal blue line is the minus connection or ground. A, B, C, D, and E are vertically connected. There are 16 pins or rails for them.
- 6. ICs are connected to the breadboard.
- 7. Pulse switches A' and B' give a negative phase, and A and B give a positive phase.

Secondly, ICs are discussed. Here are the pin numbers for IC 74F153, and a short description of each pin in the dual MUX:

- 1. Pins 1 and 15 are enable keys for Mux A and Mux B respectively.
- 2. The  $2^{nd}$  pin is  $S_1$ , and the  $14^{th}$  pin is  $S_0$ .  $S_1$  is the most significant select bit (MSB), and  $S_0$  is the least significant bit (LSB).
- 3. MUX A input pins (from pin no. 3 till 6) are as follows:  $3^{rd}$  pin is for  $4^{th}$  input bit or  $I_{3a}$  ...  $6^{th}$  pin is for  $1^{st}$  input or  $I_{0a}$ . The output is  $7^{th}$  pin.
- 4. The 8<sup>th</sup> pin is GND, or 0 volts.
- 5. The 16<sup>th</sup> pin is Vcc, or 5V.
- 6. Mux B input pins (from pin no. 13 till 10) are as follows:  $13^{th}$  pin is for  $4^{th}$  input bit or  $I_{3b} \dots 10^{th}$  pin is for  $1^{st}$  input or  $I_{0b}$ . The output is  $9^{th}$  pin.

The dual MUX already allows for both MUXs to have same select bit. However, if two separate MUXs were used, we would short the select bits.


IC 7404, hex inverters, have a total of 6 NOT gates. Vcc is in 14<sup>th</sup> pin, and GND at 7<sup>th</sup>. The input-output pairs are as follows:

- 1. Input 13<sup>th</sup> pin, Output 12<sup>th</sup> pin
- 2. Input  $-11^{th}$  pin, Output  $-10^{th}$  pin
- 3. Input  $-9^{th}$  pin, Output  $-8^{th}$  pin
- 4. Input  $-1^{st}$  pin, Output  $-2^{nd}$  pin
- 5. Input  $-3^{rd}$  pin, Output  $-4^{th}$  pin
- 6. Input  $-5^{th}$  pin, Output  $-6^{th}$  pin

IC74283 is a 4-bit full adder. There are 4 FAs here. The pins are described as follows:

- 1.  $FA_1$ : pin 1 summation of  $A_1$  and  $B_1$  or  $\sum_1$ , pin 2  $B_1$ , pin 3  $A_1$
- 2.  $FA_0$ : pin 4  $-\sum_0$ , pin 5  $-A_0$ , pin 6  $-B_0$
- 3. FA<sub>2</sub>: pin 15 B<sub>2</sub>, pin 14 A<sub>2</sub>, pin 13  $\sum_2$
- 4. FA<sub>3</sub>: pin  $12 A_3$ , pin  $11 B_3$ , pin  $10 \sum_3$
- 5. Pin 16 Vcc, pin 8 GND
- 6. Pin  $7 C_{in}$ , pin 9  $C_{out}$

The following block diagram shows how the 4 FAs connect with each other and work:



Before the experiment even starts, the equipment must be checked to see if there are any troubles. The trainer board needs to be checked to see if 5V and ground are working properly or not. The power on trainer board is turned on. Next, the 5V supply is connected to breadboard first. A separate wire from here is then going into an output LED pin. LED turns on.

The GND is not working in the video, so an alternative has been used. The wire is connected to the 0-15V, and the knob is turned to 0V.

The input switches are checked to see if they are properly working or not. The input switch pin is connected to an output pin via a wire. The input switch is turned on to see if the output LED turns on. If the same input switch shows output for all other output pins except a particular output pin, that output pin is not properly working. Hence, this technique can be used to check whether input and output pins are working properly at the same time.

After checking all the equipment, the equipment is now being set up for the experiment. The Vcc is connected to the positive pin in the breadboard, and the 0-15V is connected to the minus pin.

The ICs are placed on the breadboard. The Vccs on the IC pins are connected to 5V, and GND to the 0-15V (pin no's according to equipment description). Then, the input switches and other connections are as follows:

- 1. C<sub>in</sub> is the 1<sup>st</sup> input switch pin on the trainer board, connected to the 7<sup>th</sup> pin to the FA IC.
- 2.  $S_1$  and  $S_0$  are  $2^{nd}$  and  $3^{rd}$  input switch pins on the trainer board, connected to  $2^{nd}$  and  $14^{th}$  pins of MUX IC respectively.
- 3.  $A_1$  and  $A_0$  are  $4^{th}$  and  $5^{th}$  input switch pins on the trainer board are connected to  $3^{rd}$  and  $5^{th}$  pins of FA IC respectively.
- 4. B<sub>1</sub> and B<sub>0</sub> are 6<sup>th</sup> and 7<sup>th</sup> input switch pins on the trainer board are connected to 10<sup>th</sup> and 6<sup>th</sup> pins of MUX IC respectively. From the MUX IC, these 'same' inputs are connected to 3<sup>rd</sup> and 1<sup>st</sup> pins of NOT IC (rather than taking connection from input switch pins 6 and 7 to NOT IC, because they have already been used for the MUX IC). The 4<sup>th</sup> and 2<sup>nd</sup> output pins are connected to 11<sup>th</sup> and 5<sup>th</sup> pins of MUX IC.
- 5. The GND is connected to the following pins (for constant 0):
  - a. 12<sup>th</sup> and 4<sup>th</sup> pins on MUX IC
  - b. Pins 11, 12, 14, 15 on FA IC
- 6. The 5V is connected to these pins (for constant 1): 13<sup>th</sup> and 3<sup>rd</sup> pins on MUX IC.
- 7.  $9^{th}$  and  $7^{th}$  pins are  $Y_0$  and  $Y_1$  respectively, the output pins on MUX IC. These are connected to the FA IC via  $2^{nd}$  and  $6^{th}$  pins of FA IC.
- 8. The outputs  $D_0$ ,  $D_1$ , and  $C_{out}$  are from  $4^{th}$ ,  $1^{st}$ , and  $13^{th}$  pins respectively in the FA IC, which are connected each to output LED pins 1, 2, 3.

Different input switch pins are turned on and off according to the function table, and the values are recorded onto the table.

Whenever  $C_{out}=1$ , the output LED is on in the  $3^{rd}$  pin, and the output D is positive because the signed bit indicates a positive number. Whenever  $C_{out}=0$ , the output LED is off in the  $3^{rd}$  pin, and the output D is negative because the signed bit indicates a negative number.

An example would be the simulation shown in the *Circuit Diagram* section, for S=11 (turned on  $2^{nd}$  and  $3^{rd}$  input switch pins),  $C_{in}$ =1 (turned on  $1^{st}$  input switch pin), A=00 (turned off  $4^{th}$  and  $5^{th}$  input switch pins), and B=00 (turned off  $6^{th}$  and  $7^{th}$  input switch pins).  $D_0$ =0 (output LED 1 is off),  $D_1$ =0 (output LED 2 is off), and  $C_{out}$ =1 (output LED 3 is on). The signed bit indicates that D=00 is a positive number.