

# DDS-FIR-Low-Pass-Filter

Syed Asghar Abbas Zaidi  
s.aazaidi2001@gmail.com

May 26, 2024



## Contents

<b>1</b>	<b>System Architecture</b>	<b>2</b>
<b>2</b>	<b>Filter Design In Matlab</b>	<b>3</b>
2.1	Configuring Low-Pass Filter in Matlab Filter Designer . . . . .	3
2.2	Filter after setting negative coefficients to zero . . . . .	4
2.3	Testing the Filter on Matlab-Generated Sine Waves (IDEAL CASE) . . . . .	4
2.3.1	10kHz Matlab Generated Sine Wave Results . . . . .	5
2.3.2	200kHz Matlab Generated Sine Wave Results . . . . .	5
2.4	Converting Filter Coefficients to 8 Bit Binary Representation . . . . .	6
<b>3</b>	<b>Filter Implementation in Verilog</b>	<b>6</b>
3.1	FIR Low Pass Filter: . . . . .	6
3.1.1	Code: . . . . .	6
3.1.2	Schematic: . . . . .	8
3.2	Top Level Module: . . . . .	9
3.2.1	Code: . . . . .	9
3.2.2	Schematic: . . . . .	9
3.3	Test-bench: . . . . .	9
<b>4</b>	<b>Results</b>	<b>10</b>
4.1	Log Results . . . . .	11
4.2	Simulation: . . . . .	11
4.3	DDS_Output . . . . .	11
4.3.1	Matlab Script Used For Plotting: . . . . .	11
4.3.2	Plots: . . . . .	12
4.4	Realized LPF_Output . . . . .	13
4.4.1	Plots: . . . . .	13
<b>5</b>	<b>Conclusion</b>	<b>13</b>
<b>A</b>	<b>Verilog Design Code</b>	<b>15</b>
<b>B</b>	<b>Testbench</b>	<b>22</b>

C Matlab Code I used for this project

22

# 1 System Architecture




(c) Top Level Architecture of Entire System

Figure 1: System Architecture

## 2 Filter Design In Matlab

I used the Matlab Filter Designer (Previously fdaTool) to design a Low Pass Filter which allows frequencies till 75kHz and stops frequencies greater than 125kHz. It is a 31 Order Filter. Sampling Frequency of the filter is kept 1MHz matching that of Direct Digital Synthesizer.

### 2.1 Configuring Low-Pass Filter in Matlab Filter Designer



Loading session file ... done.

Figure 2: LPF Configuration, Magnitude and Phase Response

I have exported the coefficients of the above filter with the name of 'LPF' in the workspace. I then made all negative coefficients in the LPF matrix equal to zero, in order to not deal with signed binary representation in Verilog.

## 2.2 Filter after setting negative coefficients to zero

We decided to zero' the co-efficients cause we didn't cater to negative values in our Verilog code. This is the reason why we vertically off-set the Sine Signal of ours by "100" to begin with. As we aren't dealing in negatives, we disregarded those values.





Figure 3: LPF Filter Co-efficients after Zeroing the negatives

## 2.3 Testing the Filter on Matlab-Generated Sine Waves (IDEAL CASE)

Will be testing for 10kHz and 200kHz frequencies.


### 2.3.1 10kHz Matlab Generated Sine Wave Results



(a) 10kHz Sine Wave before and after being filtered

The reason the output signal begins from zero is cause it takes abit of time for the co-efficients to fill up

### 2.3.2 200kHz Matlab Generated Sine Wave Results



(a) 200kHz Sine Wave before and after being filtered

As can be observed, the high frequency is being attenuated. Please don't mind the rough input signal, due to sampling frequency being 1 MHz, it is resulting in barely 5 samples taking place within the span it takes 200kHz signal to complete its' cycle!

## 2.4 Converting Filter Coefficients to 8 Bit Binary Representation

Cause we don't have floating point representation in our Matlab, we will be converting individual coefficient into their respective 8-bit binary representation!

```

1  bits = 8; % Number of bits for the binary representation
2  coeffs_binary = zeros(size(coefficients), 'uint8'); % Initialize array
   to store binary representations
3
4  % Convert each coefficient to binary
5  for i = 1:numel(coefficients)
6      % Scale the coefficient to the range [0, 255] for 8-bit
       representation
7      scaled_coeff = round(coefficients(i) * 255);
8
9      % Ensure the scaled coefficient is within the valid range
10     scaled_coeff = max(0, min(255, scaled_coeff));
11
12     % Convert the scaled coefficient to binary
13     coeffs_binary(i) = uint8(scaled_coeff);
14 end
15
16 % Display the binary representation of coefficients
17 disp('Binary representation of filter coefficients:');
18 disp(coeffs_binary);

```

2 0 0 0 1 4 6 3 0 0 0 0 8 29 50 63 63 50 29 8 0 0 0 0 3 6 4 1 0 0 0 2

## 3 Filter Implementation in Verilog

### 3.1 FIR Low Pass Filter:

#### 3.1.1 Code:

```

1  module FIR_Gaussian_Lowpass(Data_out, Data_in, clk, reset);
2      parameter order = 32;
3      parameter word_size_in = 8;
4      parameter word_size_out = 2 * word_size_in + 2;
5      //      2      0      0      0      1      4      6      3 ..
6      parameter b0 = 8'd2;
7      parameter b1 = 8'd0;
8      parameter b2 = 8'd0;
9      parameter b3 = 8'd0;
10     parameter b4 = 8'd1;

```

```

11     parameter b5 = 8'd4;
12     parameter b6 = 8'd6;
13     parameter b7 = 8'd3;
14 //      0      0      0      8      29      50      63      63
15     parameter b8 = 8'd0;
16     parameter b9 = 8'd0;
17     parameter b10 = 8'd0;
18     parameter b11 = 8'd0;
19     parameter b12 = 8'd8;
20     parameter b13 = 8'd29;
21     parameter b14 = 8'd50;
22     parameter b15 = 8'd63;
23 //      63 50      29      8      0      0      0      0
24     parameter b16 = 8'd63;
25     parameter b17 = 8'd50;
26     parameter b18 = 8'd29;
27     parameter b19 = 8'd8;
28     parameter b20 = 8'd0;
29     parameter b21 = 8'd0;
30     parameter b22 = 8'd0;
31     parameter b23 = 8'd0;
32 //      3      6      4      1      0      0      0      2
33     parameter b24 = 8'd3;
34     parameter b25 = 8'd6;
35     parameter b26 = 8'd4;
36     parameter b27 = 8'd1;
37     parameter b28 = 8'd0;
38     parameter b29 = 8'd0;
39     parameter b30 = 8'd0;
40     parameter b31 = 8'd2;
41
42     output [word_size_out - 1:0] Data_out;
43     input [word_size_in - 1:0] Data_in;
44     input clk;
45     input reset;
46
47     reg [word_size_in - 1:0] Samples [1:order];
48     integer k;
49
50     assign Data_out =
51         b0 * Data_in +
52         b1 * Samples[1] +
53         b2 * Samples[2] +
54         b3 * Samples[3] +
55         b4 * Samples[4] +
56         b5 * Samples[5] +
57         b6 * Samples[6] +
58         b7 * Samples[7] +
59         b8 * Samples[8] +
60         b9 * Samples[9] +

```

```

61      b10 * Samples[10] +
62      b11 * Samples[11] +
63      b12 * Samples[12] +
64      b13 * Samples[13] +
65      b14 * Samples[14] +
66      b15 * Samples[15] +
67      b16 * Samples[16] +
68      b17 * Samples[17] +
69      b18 * Samples[18] +
70      b19 * Samples[19] +
71      b20 * Samples[20] +
72      b21 * Samples[21] +
73      b22 * Samples[22] +
74      b23 * Samples[23] +
75      b24 * Samples[24] +
76      b25 * Samples[25] +
77      b26 * Samples[26] +
78      b27 * Samples[27] +
79      b28 * Samples[28] +
80      b29 * Samples[29] +
81      b30 * Samples[30] +
82      b31 * Samples[31];
83
84  always @(posedge clk) begin
85      if (reset == 1) begin
86          for (k = 1; k <= order; k = k + 1)
87              Samples[k] <= 0;
88      end else begin
89          Samples[1] <= Data_in;
90          for (k = 2; k < order; k = k + 1)
91              Samples[k] <= Samples[k - 1];
92      end
93  end
94  endmodule

```

### 3.1.2 Schematic:

This schematic illustrates the implementation of the Verilog code for a low pass filter within the context of a Digital Signal Synthesizer (DDS). Within the DDS architecture, the Low-Pass Filter is intricately connected to other essential components to fulfill its role effectively.




Figure 6: Low Pass Filter Schematic



## 3.2 Top Level Module:

Showcasing which other components (Phase Counter AND Phase to Amplitude) it is connected to. As I have already shown that in previous assignment, I will be showcasing only the *TopLevelModulechangesImadeand*

### 3.2.1 Code:

```

1  `timescale 1ns / 1ps
2
3  module toplevel(
4      input [9:0] N, //FSW
5      input reset,
6      input clk,
7      output wire [9:0] out, //counter
8      output wire [9:0] amp, //sine wave
9
10     //word_size_out = 2 * word_size_in + 2,
11     output wire [17:0] Data_out
12 );
13
14     PhaseAccumulator PA (.N(N), .reset(reset), .clk(clk), .out(out));
15     Phase_to_Amplitude_Converter P_to_A (.out(out), .reset(reset), .amp(amp));
16     FIR_Gaussian_Lowpass FIR (Data_out, amp, clk, reset);
17 endmodule

```

### 3.2.2 Schematic:




Figure 7: Top Level Schematic

## 3.3 Test-bench:

```

1  'timescale 1ns / 1ps
2  module simulation;
3      reg [9:0] N; //fsw
4      reg reset;
5      reg clk;
6      wire [9:0] out;
7      wire [9:0] amp;
8      wire [17:0] Data_out;
9
10     // Instantiate the module
11     toplevel UUT (.N(N), .reset(reset), .clk(clk), .out(out),
12     .amp(amp), .Data_out(Data_out) );
13
14     // Initialize signals
15     initial begin
16         clk = 0;
17         $dumpfile("simulation.txt"); // Specify the name of the
18         output text file
19         N = 205; //fsw
20         reset = 1;
21         #5 reset = 0;
22     end
23
24     initial begin
25         clk = 0;
26         forever #500 clk = ~clk; //this creates a 1 MHz clock!
27     end
28     //always #5 clk = ~clk;
29     //$display("Simulating output Phase Accumulator");
30     //$monitor($time,,, "clk = %b N = %b out = %b ", clk, N, out);
31     // Below command is for monitoring the output
32     always @(posedge clk) begin
33         $display("Time_=%t, Counter_=%0d, amp_=%0d, Data_out_=%d",
34         $time, UUT.out, UUT.amp, UUT.Data_out);
35     end
36
37
38     initial #1000000 $finish;
39
40 endmodule

```

## 4 Results

In Verilog simulation I printed the Time, Counter, amp (Sine wave amplitude values), and Data\_out (filtered output amplitude values) in the logs.

Below I will showcasing the Log results and Simulation from FSW = 205.

## 4.1 Log Results

I **disregarded** the first 32 values which were used to fill the filter, then copied these output log values into a .txt file and used Matlab to parse through it and generate one wave using AMP output values and other using output values, both against the time values. However for filtered output I also divided the values by 256 and then plotted them.

```
.
.
.
Time =          31500000, Counter = 211, amp = 148, Data_out = 43575
Time =          32500000, Counter = 416, amp = 124, Data_out = 45833
Time =          33500000, Counter = 621, amp = 63, Data_out = 35956
Time =          34500000, Counter = 826, amp = 55, Data_out = 27634
Time =          35500000, Counter = 7, amp = 103, Data_out = 32352
.
.
.
```

## 4.2 Simulation:

I was getting the following simulation results. Although not completely shown, it takes 32 clock cycles for the Filter to fill up, that is why LPF is giving X (Don't Care) cause it's garbage data which isn't useful for us. After that however, we can see the LPF giving us useful data.




Figure 8: Simulation for 10kHz Sine Wave

## 4.3 DDS\_Output

I used the following Matlab Script for this. I haven't added the code for "plotting" itself cause it's redundant.

### 4.3.1 Matlab Script Used For Plotting:

```
1 fileID4 = fopen('Low_FIR_Second.txt', 'r');
2 fileID5 = fopen('High_FIR_Second.txt', 'r');
3 %data1 = fscanf(fileID, 'Time= %f, Counter= %d, DDS_Sin= %d\n', [3,
4   Inf]);
5 data4 = fscanf(fileID4, 'Time = %f, Counter = %d, amp = %d, Data_out =
   %d\n', [4, Inf]);
```

```

5  data5 = fscanf(fileID5, 'Time = %f, Counter = %d, amp = %d, Data_out =
    %d\n', [4, Inf]);
6  fclose(fileID4);
7  fclose(fileID5);
8
9
10 time4 = data4(1, :);
11 counter4 = data4(2, :);
12 amp4 = data4(3, :);
13 Data_out4 = (data4(4,:)/255); %normalized
14
15 time5= data5(1, :);
16 counter5 = data5(2, :);
17 amp5 = data5(3, :);
18 Data_out5 = (data5(4,:)/255); %normalized
19 .
20 .
21 .
22 % We then just plotted amp4 on time4, and amp5 on time 5

```

### 4.3.2 Plots:




Figure 9: DDS Phase-amp output

## 4.4 Realized LPF\_Output

I just plotted the graph Data\_out4 over time4 and Data\_out5 over time5. All the codes will be attached in the appendix! As can be observed clearly, the high-frequency signal is getting attenuated.

### 4.4.1 Plots:




Figure 10: DDS Phase-amp output

## 5 Conclusion

To conclude, this assignment delved into the design and implementation of a Digital Signal Synthesizer (DDS) system, focusing particularly on the development of a FIR Low Pass Filter (LPF) within the larger architecture.

The system architecture was illustrated, showcasing both the data path and control path components, along with the top-level architecture integrating the LPF within the DDS system. The LPF design was initiated in MATLAB, where a Low Pass Filter with specific frequency requirements was designed using the Filter Designer tool. The coefficients of the designed filter were then exported and processed to fit the requirements of the subsequent Verilog implementation.

In Verilog, the FIR LPF was implemented, utilizing the coefficients obtained from MATLAB. The Verilog code was structured to accommodate these coefficients, enabling the LPF to attenuate higher frequency components effectively while allowing lower frequency components to pass through.

The Verilog implementation was validated against Matlab's ideal plots through simulation, verifying and validating the LPF's functionality within the DDS system in Verilog.

Overall, this assignment provided hands-on experience in designing and implementing digital signal processing components, emphasizing the integration of MATLAB design tools with Verilog hardware description language for efficient system realization.

## A Verilog Design Code

```

1  `timescale 1ns / 1ps
2
3  module toplevel(
4      input  [9:0] N, //FSW
5      input  reset,
6      input  clk,
7      output wire [9:0] out, //counter
8      output wire [9:0] amp, //sine wave
9
10     //word_size_out = 2 * word_size_in + 2,
11     output wire [17:0] Data_out
12 );
13
14     PhaseAccumulator PA (.N(N), .reset(reset), .clk(clk), .out(out));
15     Phase_to_Amplitude_Converter P_to_A (.out(out), .reset(reset), .amp(amp));
16     FIR_Gaussian_Lowpass FIR (Data_out, amp, clk, reset);
17 endmodule
18
19
20 module PhaseAccumulator(
21     N,
22     reset,
23     clk,
24     out
25 );
26
27     //input/output
28     input  [9:0] N;
29     input  reset;
30     input  clk;
31     output reg [9:0] out;
32
33     always @(posedge clk or posedge reset) begin
34         if (reset)
35             out <= 0;
36         else begin
37             case ({reset, out >= 1024})
38                 2'b01: out <= 0;
39                 2'b10: out <= 0;
40                 default: if (out < 1024) out <= out + N;
41             endcase
42         end
43     end
44 endmodule
45 module Phase_to_Amplitude_Converter(
46     input  [9:0] out,
47     input  reset,
48     output reg [9:0] amp //digital sine

```

```

49     );
50
51     always @ (*)
52     begin
53         if (reset)
54             amp = 100;
55         else if (out >= 0 && out < 11)
56             amp <= 103;
57         else if (out >= 11 && out < 21)
58             amp <= 106;
59         else if (out >= 21 && out < 31)
60             amp <= 109;
61         else if (out >= 31 && out < 41)
62             amp <= 112;
63         else if (out >= 41 && out < 52)
64             amp <= 115;
65         else if (out >= 52 && out < 63)
66             amp <= 118;
67         else if (out >= 63 && out < 73)
68             amp <= 121;
69         else if (out >= 73 && out < 83)
70             amp <= 124;
71         else if (out >= 83 && out < 93)
72             amp <= 127;
73         else if (out >= 93 && out < 104)
74             amp <= 129;
75         else if (out >= 104 && out < 115)
76             amp <= 132;
77         else if (out >= 115 && out < 125)
78             amp <= 134;
79         else if (out >= 125 && out < 135)
80             amp <= 136;
81         else if (out >= 135 && out < 145)
82             amp <= 138;
83         else if (out >= 145 && out < 156)
84             amp <= 140;
85         else if (out >= 156 && out < 166)
86             amp <= 142;
87         else if (out >= 166 && out < 176)
88             amp <= 144;
89         else if (out >= 176 && out < 186)
90             amp <= 145;
91         else if (out >= 186 && out < 196)
92             amp <= 146;
93         else if (out >= 196 && out < 207)
94             amp <= 147;
95         else if (out >= 207 && out < 217)
96             amp <= 148;
97         else if (out >= 217 && out < 227)
98             amp <= 149;

```



```
99         else if (out >= 227 && out < 237)
100             amp <= 149;
101         else if (out >= 237 && out < 247)
102             amp <= 150;
103         else if (out >= 247 && out < 258)
104             amp <= 150;
105         else if (out >= 258 && out < 268)
106             amp <= 150;
107         else if (out >= 268 && out < 278)
108             amp <= 149;
109         else if (out >= 278 && out < 288)
110             amp <= 149;
111         else if (out >= 288 && out < 298)
112             amp <= 148;
113         else if (out >= 298 && out < 309)
114             amp <= 147;
115         else if (out >= 309 && out < 319)
116             amp <= 146;
117         else if (out >= 319 && out < 329)
118             amp <= 145;
119         else if (out >= 329 && out < 334)
120             amp <= 144;
121         else if (out >= 334 && out < 339)
122             amp <= 142;
123         else if (out >= 339 && out < 344)
124             amp <= 140;
125         else if (out >= 344 && out < 355)
126             amp <= 138;
127         else if (out >= 355 && out < 365)
128             amp <= 136;
129         else if (out >= 365 && out < 375)
130             amp <= 134;
131         else if (out >= 375 && out < 385)
132             amp <= 132;
133         else if (out >= 385 && out < 395)
134             amp <= 129;
135         else if (out >= 395 && out < 407)
136             amp <= 127;
137         else if (out >= 407 && out < 418)
138             amp <= 124;
139         else if (out >= 418 && out < 428)
140             amp <= 121;
141         else if (out >= 428 && out < 439)
142             amp <= 118;
143         else if (out >= 439 && out < 449)
144             amp <= 115;
145         else if (out >= 449 && out < 460)
146             amp <= 112;
147         else if (out >= 460 && out < 470)
148             amp <= 109;
```

```
149     else if (out >= 470 && out < 480)
150         amp <= 106;
151     else if (out >= 480 && out < 490)
152         amp <= 103;
153     else if (out >= 490 && out < 500)
154         amp <= 100;
155     else if (out >= 500 && out < 512)
156         amp <= 97;
157     else if (out >= 512 && out < 522)
158         amp <= 93;
159     else if (out >= 522 && out < 532)
160         amp <= 90;
161     else if (out >= 532 && out < 542)
162         amp <= 87;
163     else if (out >= 542 && out < 552)
164         amp <= 84;
165     else if (out >= 552 && out < 553)
166         amp <= 81;
167     else if (out >= 553 && out < 563)
168         amp <= 78;
169     else if (out >= 563 && out < 573)
170         amp <= 76;
171     else if (out >= 573 && out < 583)
172         amp <= 73;
173     else if (out >= 583 && out < 593)
174         amp <= 70;
175     else if (out >= 593 && out < 604)
176         amp <= 68;
177     else if (out >= 604 && out < 614)
178         amp <= 66;
179     else if (out >= 614 && out < 624)
180         amp <= 63;
181     else if (out >= 624 && out < 634)
182         amp <= 61;
183     else if (out >= 634 && out < 644)
184         amp <= 59;
185     else if (out >= 644 && out < 665)
186         amp <= 58;
187     else if (out >= 665 && out < 675)
188         amp <= 56;
189     else if (out >= 675 && out < 685)
190         amp <= 55;
191     else if (out >= 685 && out < 695)
192         amp <= 53;
193     else if (out >= 695 && out < 705)
194         amp <= 52;
195     else if (out >= 705 && out < 716)
196         amp <= 51;
197     else if (out >= 716 && out < 726)
198         amp <= 51;
```

```
199     else if (out >= 726 && out < 736)
200         amp <= 50;
201     else if (out >= 736 && out < 746)
202         amp <= 50;
203     else if (out >= 746 && out < 756)
204         amp <= 50;
205     else if (out >= 756 && out < 767)
206         amp <= 50;
207     else if (out >= 767 && out < 777)
208         amp <= 50;
209     else if (out >= 777 && out < 787)
210         amp <= 51;
211     else if (out >= 787 && out < 797)
212         amp <= 51;
213     else if (out >= 797 && out < 807)
214         amp <= 52;
215     else if (out >= 807 && out < 819)
216         amp <= 53;
217     else if (out >= 819 && out < 829)
218         amp <= 55;
219     else if (out >= 829 && out < 839)
220         amp <= 56;
221     else if (out >= 839 && out < 849)
222         amp <= 58;
223     else if (out >= 849 && out < 859)
224         amp <= 59;
225     else if (out >= 859 && out < 870)
226         amp <= 61;
227     else if (out >= 870 && out < 880)
228         amp <= 63;
229     else if (out >= 880 && out < 890)
230         amp <= 66;
231     else if (out >= 890 && out < 900)
232         amp <= 68;
233     else if (out >= 900 && out < 910)
234         amp <= 70;
235     else if (out >= 910 && out < 921)
236         amp <= 73;
237     else if (out >= 921 && out < 932)
238         amp <= 76;
239     else if (out >= 932 && out < 942)
240         amp <= 78;
241     else if (out >= 942 && out < 952)
242         amp <= 81;
243     else if (out >= 952 && out < 962)
244         amp <= 84;
245     else if (out >= 962 && out < 973)
246         amp <= 87;
247     else if (out >= 973 && out < 983)
248         amp <= 90;
```

```

249         else if (out >= 983 && out < 993)
250             amp <= 93;
251         else if (out >= 993 && out < 1003)
252             amp <= 97;
253         else if (out >= 1003 && out < 1013)
254             amp <= 100;
255         else if (out >= 1013 && out < 1023)
256             amp <= 100;
257         else
258             amp <= 100;
259
260     end
261 endmodule
262 module FIR_Gaussian_Lowpass(Data_out, Data_in, clk, reset);
263     parameter order = 32;
264     parameter word_size_in = 8;
265     parameter word_size_out = 2 * word_size_in + 2;
266     //      2      0      0      0      1      4      6      3 ..
267     parameter b0 = 8'd2;
268     parameter b1 = 8'd0;
269     parameter b2 = 8'd0;
270     parameter b3 = 8'd0;
271     parameter b4 = 8'd1;
272     parameter b5 = 8'd4;
273     parameter b6 = 8'd6;
274     parameter b7 = 8'd3;
275     //0      0      0      8      29      50      63      63
276     parameter b8 = 8'd0;
277     parameter b9 = 8'd0;
278     parameter b10 = 8'd0;
279     parameter b11 = 8'd0;
280     parameter b12 = 8'd8;
281     parameter b13 = 8'd29;
282     parameter b14 = 8'd50;
283     parameter b15 = 8'd63;
284     //      63 50      29      8      0      0      0      0
285     parameter b16 = 8'd63;
286     parameter b17 = 8'd50;
287     parameter b18 = 8'd29;
288     parameter b19 = 8'd8;
289     parameter b20 = 8'd0;
290     parameter b21 = 8'd0;
291     parameter b22 = 8'd0;
292     parameter b23 = 8'd0;
293     //      3      6      4      1      0      0      0      2
294     parameter b24 = 8'd3;
295     parameter b25 = 8'd6;
296     parameter b26 = 8'd4;
297     parameter b27 = 8'd1;
298     parameter b28 = 8'd0;

```

```

299     parameter b29 = 8'd0;
300     parameter b30 = 8'd0;
301     parameter b31 = 8'd2;
302
303     output [word_size_out - 1:0] Data_out;
304     input [word_size_in - 1:0] Data_in;
305     input clk;
306     input reset;
307
308     reg [word_size_in - 1:0] Samples [1:order];
309     integer k;
310
311     assign Data_out =
312         b0 * Data_in +
313         b1 * Samples[1] +
314         b2 * Samples[2] +
315         b3 * Samples[3] +
316         b4 * Samples[4] +
317         b5 * Samples[5] +
318         b6 * Samples[6] +
319         b7 * Samples[7] +
320         b8 * Samples[8] +
321         b9 * Samples[9] +
322         b10 * Samples[10] +
323         b11 * Samples[11] +
324         b12 * Samples[12] +
325         b13 * Samples[13] +
326         b14 * Samples[14] +
327         b15 * Samples[15] +
328         b16 * Samples[16] +
329         b17 * Samples[17] +
330         b18 * Samples[18] +
331         b19 * Samples[19] +
332         b20 * Samples[20] +
333         b21 * Samples[21] +
334         b22 * Samples[22] +
335         b23 * Samples[23] +
336         b24 * Samples[24] +
337         b25 * Samples[25] +
338         b26 * Samples[26] +
339         b27 * Samples[27] +
340         b28 * Samples[28] +
341         b29 * Samples[29] +
342         b30 * Samples[30] +
343         b31 * Samples[31];
344
345     always @(posedge clk) begin
346         if (reset == 1) begin
347             for (k = 1; k <= order; k = k + 1)
348                 Samples[k] <= 0;

```

```

349         end else begin
350             Samples[1] <= Data_in;
351             for (k = 2; k < order; k = k + 1)
352                 Samples[k] <= Samples[k - 1];
353             end
354         end
355     endmodule

```

## B Testbench

Refer to Testbench under Results for code in Section 3.3

## C Matlab Code I used for this project

```

1 % %Opening the files.
2 % fileID = fopen('10kHz.txt', 'r');
3 % fileID2 = fopen('125kHz.txt', 'r');
4 % fileID3 = fopen('250kHz.txt', 'r');
5 % %Reading the data stored in them!
6 % data1 = fscanf(fileID, '# KERNEL: Time= %f, Counter= %d, DDS_Sin= %d', [3, Inf]);
7 % data2 = fscanf(fileID2, '# KERNEL: Time= %f, Counter= %d, DDS_Sin= %d\n', [3, Inf]);
8 % data3 = fscanf(fileID3, '# KERNEL: Time= %f, Counter= %d, DDS_Sin= %d\n', [3, Inf]);
9 % % Closing all the files
10 % fclose(fileID);fclose(fileID2);fclose(fileID3);
11 %
12 % % Extracting the N (counter), amp and the subsequent time values!
13 % time1 = data1(1, :);
14 % counter1 = data1(2, :);
15 % DDS_SIN1 = data1(3, :);
16 %
17 % time2 = data2(1, :);
18 % counter2 = data2(2, :);
19 % DDS2 = data2(3, :);
20 %
21 % time3 = data3(1, :);
22 % counter3 = data3(2, :);
23 % DDS3 = data3(3, :);
24 %
25 % % Plot the graphs
26 % figure;
27 % subplot(3, 1, 1);

```

```

28 % plot(time1, DDS_SIN1, '--r', 'LineWidth', 1, 'Color', [1, 0, 0, 0.5])
    ;
29 % hold on;
30 % stairs(time1, DDS_SIN1, 'k', 'LineWidth', 1);
31 % hold off;
32 % legend('Analog', 'Digital');
33 % xlabel('Time');
34 % ylabel('Sine');
35 % title('10 kHz Sine Wave Generated Using', 'DIRECT DIGITAL SYNTHESIZER
    ');
36 % grid on;
37 %
38 % subplot(3, 1, 2);
39 % plot(time2, DDS2, '--r', 'LineWidth', 1, 'Color', [1, 0, 0, 0.5]);
40 % hold on;
41 % stairs(time2, DDS2, 'k', 'LineWidth', 1);
42 % hold off;
43 % legend('Analog', 'Digital');
44 % xlabel('Time');
45 % ylabel('Sine');
46 % title('125-kHz Sine Wave Generated');
47 % grid on;
48 %
49 % subplot(3, 1, 3);
50 % plot(time3, DDS3, '--r', 'LineWidth', 1, 'Color', [1, 0, 0, 0.5]);
51 % hold on;
52 % stairs(time3, DDS3, 'k', 'LineWidth', 1);
53 % hold off;
54 % legend('Analog', 'Digital');
55 % xlabel('Time');
56 % ylabel('Sine');
57 % title('250 kHz Sine Wave Generated');
58 % grid on;
59
60
61 load("FilterCoefficients.mat","DSD2");
62 coefficients = DSD2;
63 plot(coefficients);
64 title('FIR Filter Coefficients');
65 xlabel('Coefficient Index');
66 ylabel('Coefficient Value');
67 grid on;
68
69 % Time vector
70 Fs = 1000000; % Sampling frequency (Hz)
71 %t = 0:1/Fs:1-1/Fs; % Time vector for 1 second
72 t = linspace(0,1,Fs);

```

```
73
74 % Generate input signals
75 f1 = 10000; % Frequency of the first sine signal (Hz)
76 f2 = 200000; % Frequency of the second sine signal (Hz)
77 x1 = 50*sin(2*pi*f1*t) + 100; % 10k Hz sine wave
78 x2 = 50*sin(2*pi*f2*t) + 100; % 200000 Hz sine wave
79
80 % Apply the FIR filter to the input signals
81 y1 = filter(coefficients, 1, x1);
82 y2 = filter(coefficients, 1, x2);
83
84 % Plot the input and output signals for 100 Hz
85 figure;
86 subplot(2,1,1);
87 plot(t, x1, 'b');
88 title('Input Signal (10k Hz)');
89 xlabel('Time (s)');
90 ylabel('Amplitude');
91 xlim([0 0.0025]);
92
93
94 subplot(2,1,2);
95 plot(t, y1, 'b');
96 title('Output Signal after Filtering (10k Hz)');
97 xlabel('Time (s)');
98 ylabel('Amplitude');
99 xlim([0 0.0025]);
100
101 % Plot the input and output signals for 200000 Hz
102 figure;
103 subplot(2,1,1);
104 plot(t, x2, 'r');
105 title('Input Signal (200000 Hz)');
106 xlabel('Time (s)');
107 ylabel('Amplitude');
108 xlim([0 0.00001]);
109
110 subplot(2,1,2);
111 plot(t, y2, 'r');
112 title('Output Signal after Filtering (200000 Hz)');
113 xlabel('Time (s)');
114 ylabel('Amplitude');
115 xlim([0 0.0001]);
116
117 clf;
118
119 % Set negative coefficients to zero
```



```

120 c = coefficients;
121 coefficients(coefficients < 0) = 0;
122
123 plot(coefficients);
124 title('FIR Filter Coefficients, Zeroed the Negatives');
125 xlabel('Coefficient Index');
126 ylabel('Coefficient Value');
127 grid on;
128
129 % Assuming c is the original filter coefficients and coefficients is
    the modified coefficients
130
131 % Visualize original filter magnitude response
132 [H_original, f] = freqz(c, 1, 1024, 'whole', 44100);
133 plot(f, abs(H_original));
134 title('Original Filter Magnitude Response');
135 xlabel('Frequency (Hz)');
136 ylabel('Magnitude');
137 hold on;
138
139 % Visualize modified filter magnitude response
140 [H_modified, ~] = freqz(coefficients, 1, 1024, 'whole', 44100);
141 plot(f, abs(H_modified));
142 legend('Original', 'Modified');
143
144 fftx2 = fftshift(fft(x2));
145 figure;
146 % Determine frequency axis
147 N = length(x2); % Length of the signal
148 df = 500000 / N; % Frequency resolution
149 freq2 = (-Fs/2) + df*(0:N-1); % Frequency axis centered at 0
150
151 plot(freq2, fftx2);
152
153
154 % coefficients = DSD2;
155 % coefficients(coefficients < 0) = 0;
156 % verilog_coefficients = round(coefficients*255);
157 % disp(verilog_coefficients);
158 % Convert filter coefficients to 8-bit binary representation
159
160 bits = 8; % Number of bits for the binary representation
161 coeffs_binary = zeros(size(coefficients), 'uint8'); % Initialize array
    to store binary representations
162
163 % Convert each coefficient to binary
164 for i = 1:numel(coefficients)

```

```

165     % Scale the coefficient to the range [0, 255] for 8-bit
166         representation
167     scaled_coeff = round(coefficients(i) * 255);
168
169     % Ensure the scaled coefficient is within the valid range
170     scaled_coeff = max(0, min(255, scaled_coeff));
171
172     % Convert the scaled coefficient to binary
173     coeffs_binary(i) = uint8(scaled_coeff);
174 end
175
176 % Display the binary representation of coefficients
177 disp('Binary representation of filter coefficients:');
178 disp(coeffs_binary);
179
180 fileID4 = fopen('Low_FIR_Second.txt', 'r');
181 fileID5 = fopen('High_FIR_Second.txt', 'r');
182 %data1 = fscanf(fileID, 'Time= %f, Counter= %d, DDS_Sin= %d\n', [3,
183     Inf]);
184 data4 = fscanf(fileID4, 'Time = %f, Counter = %d, amp = %d, Data_out =
185     %d\n', [4, Inf]);
186 data5 = fscanf(fileID5, 'Time = %f, Counter = %d, amp = %d, Data_out =
187     %d\n', [4, Inf]);
188 fclose(fileID4);
189 fclose(fileID5);
190
191 time4 = data4(1, :);
192 counter4 = data4(2, :);
193 amp4 = data4(3, :);
194 Data_out4 = (data4(4,:)/255); %normalized
195
196 time5= data5(1, :);
197 counter5 = data5(2, :);
198 amp5 = data5(3, :);
199 Data_out5 = (data5(4,:)/255); %normalized
200
201 % Plot the graphs
202 figure;
203 subplot(2, 1, 1);
204 plot(time4, amp4, '--r', 'LineWidth', 1, 'Color', [1, 0, 0, 0.5]);
205 hold on;
206 stairs(time4, amp4, 'k', 'LineWidth', 1);
207 hold off;
208 legend('Analog', 'Digital');
209 xlabel('Time');
210 ylabel('Sine');

```

```

208 title('10-kHz Sine Wave Generated Using', 'DIRECT DIGITAL SYNTHESIZER')
    ;
209 grid on;
210
211 subplot(2, 1, 2);
212 plot(time5, amp5, '--r', 'LineWidth', 1, 'Color', [1, 0, 0, 0.5]);
213 hold on;
214 stairs(time5, amp5, 'k', 'LineWidth', 1);
215 hold off;
216 legend('Analog', 'Digital');
217 xlabel('Time');
218 ylabel('Sine');
219 title('200-kHz Sine Wave Generated Using', 'DIRECT DIGITAL SYNTHESIZER'
    );
220 xlim([100000000 150000000]);
221 grid on;
222
223
224 % Plot the graphs
225 figure;
226 subplot(2, 1, 1);
227 plot(time4, Data_out4, '--r', 'LineWidth', 1, 'Color', [1, 0, 0, 0.5]);
228 hold on;
229 stairs(time4, Data_out4, 'k', 'LineWidth', 1);
230 hold off;
231 legend('Analog', 'Digital');
232 xlabel('Time');
233 ylabel('Sine');
234 title('20kHz');
235 grid on;
236
237 subplot(2, 1, 2);
238 plot(time5, Data_out5, '--r', 'LineWidth', 1, 'Color', [1, 0, 0, 0.5]);
239 hold on;
240 stairs(time5, Data_out5, 'k', 'LineWidth', 1);
241 hold off;
242 legend('Analog', 'Digital');
243 xlabel('Time');
244 ylabel('Sine');
245 title('200kHz');
246 ylim([50 200]);
247 xlim([30000000 60000000]);
248 grid on;

```