

# FPGAs - Fabric, Design and Architecture

Nanditha Rao

# Agenda

- Module 1
  - FPGA Introduction
  - Design of a 4-bit counter through Vivado on Basys3 FPGA
  - Use of Virtual Input/Output (VIO)
- Module 2
  - OpenFPGA Introduction (<https://openfpga.readthedocs.io/en/master/overview/motivation/>)
  - VTR Flow (<https://docs.verilogtorouting.org/en/latest/quickstart/>)
  - Demos:
    - VPR flow: tseng on Earch
    - VTR flow: 4 bit counter on Earch
    - Timing, area, power and post implementation simulation
    - Basys3 vs VTR results

# Agenda

- Module 3:
  - Explain RISC-V RVMyth processor code
  - Run it till bitstream on Basys3
- Module 4:
  - Skywater OpenSource FPGA (SOFA): 4-bit counter on SOFA
  - Area, timing and post implementation
- Module 5:
  - Skywater OpenSource FPGA (SOFA): RVMyth on SOFA (<https://github.com/Inis-uofu/SOFA>)
  - Area, timing and post implementation







# Collaterals

- Needed for the workshop
  - git clone  
[https://github.com/nandithaec/fpga\\_workshop\\_collaterals.git](https://github.com/nandithaec/fpga_workshop_collaterals.git)

# Module 1: Counter in Vivado

Design of a 4-bit counter through Vivado on Basys3  
FPGA: counter\_clk\_div.v and test\_counter.v with xdc


- Use of Virtual Input/Output (VIO): counter\_clk\_div\_vio.v.  
You need to still create the VIO IP yourself in Vivado

Name	
	constraints.xdc
	counter_clk_div.v
	counter_clk_div_vio.v
	Day1_Agenda.pdf
	Day1_FPGA_Introduction.pdf
	test_counter.v

The .bit can be posted on shared drive and we can help program

commands\_for\_workshop.txt has all necessary commands

## Module 2: OpenFPGA and VTR




Use the files provided. The primitives.v that you have in your directory needs to be replaced with the one here  
Place the sdc file in your folder and provide the path to it

```
$VTR_ROOT/vpr/vpr $VTR_ROOT/vtr_flow/arch/timing/EArch.xml < >/osfpga/vtr_work/  
quickstart/counter_earch/counter.pre-vpr.blif --route_chan_width 100 --sdc_file <  
>/osfpga/vtr_github/vtr-verilog-to-routing/doc/src/quickstart/counter.sdc
```

## Module 3: RVMyth on Vivado


- Explain RISC-V RVMyth processor code
  - Run it till bitstream on Basys3




Use of ILA: mythcore\_test\_with\_ILA. You need to still create the ILA IP yourself in Vivado

The .bit can be posted on shared drive and we can help program


# Module 4: counter on SOFA



Use the  
generate\_testbench.openfpga  
provided here.  
Create the sdc and change the  
path accordingly



Use the conf,  
generate\_testbench.openfpga and xml  
provided here. You should place them in  
your FPGA1212\_QLSOFA\_HD\_task folder




Use the primitives.v shown here



# Module 5: RVMyth on SOFA

vsd fpga\_workshop\_collaterals Day5 input\_files

Name

 mythcore.sdc

 mythcore\_test.v


 test.v


Use the verilog provided here


op\_collaterals Day5 openfpga\_changes\_for\_rvmyth

Name

 generate\_testbench.openfpga

 task\_simulation.conf


 task\_simulation\_original\_counter.conf


 vpr\_arch.xml


Use the conf,  
generate\_testbench.openfpga and xml  
provided here. You should place them in  
your FPGA1212\_QLSOFA\_HD\_task folder

fpga\_workshop\_collaterals Day5 post\_synth\_files

Name

 core\_post\_synthesis.v

 primitives.v

 test.v

Use the primitives.v shown here  
The core verilog is for your  
reference

# Acknowledgements

- Dr. Xifan Tang, OpenFPGA and Chief Engineer RapidSilicon