



Pref 7

a) NOR



2 switches
 $t = 2t$

b) NAND



5 switches

c) 3 way

3 switches

time = $3t$

d) DECODER

~~28 switches~~

36 switches

(counted from diagram)

~~time = $28t$~~ time = $36t$

e) DEMUX

52 switches

(counted from diagram)

time = $52t$

f) MUX

61 switches

(52 from DEMUX + 8 OR + 1 OR
 hence 61 (additional))

counted from diagram

g) ^{MAJ} MAJ

switches = 26

(counted from diagram)

time = 266

h) ODD

switches = 23

(counted from diagram)

time = 236

i) nbit adder

adder consist of

both ODD and MAJ

here 23 + 26

= 49 switches

time = 496