

- The real-time constraint is one of crucial performance requirements in embedded applications.
- CISCs can be also suitable for processors of embedded systems.
- Dynamic power consumption is proportional to the product of clock frequency and voltage.
- The scheduling of VLIW architectures is performed only by compiler.
- Reorder buffer cannot be replaced with register renaming.
- The number of entries in a (2,2) predictor of a total of 8K bits is 2K.
- Amdahl's Law is not suitable for muticore processors.
- Increasing issue rate per clock cycle can reduce CPI.

a. T
b. F
c. ~~F~~
d. ~~F~~
e. F
f. F
g. F
h. T

- Moore's law said that the clock rate of CPU is doubled in 18 months.
- RISC processors can be also suitable for processors of embedded systems due to low power.
- Graphic Processor Units (GPUs) is used to exploit task-level parallelism.
- Dynamic energy is consumed by switching bits from 0 to 1 or vice versa.
- Dynamic Voltage-Frequency Scaling (DVFS) is a common technique to save static power.
- Compared with SRAM, DRAMs must continue to be refreshed occasionally so as to not lose information with a minimal power.
- DDR and DDR2 are two DRAM standards; each of them has three types. Any type of DDR2 is faster than any type of DDR.
- For virtual machine (VM), the mapping of virtual resources to physical resources is determined by host OS.
- Disks partitioned by virtual machine monitor (VMM) are to create virtual disks for guest VMs.
- There are four protection levels in paravirtualization of Xen.

a. False, b. True, c. ~~True~~, d. True e. ~~False~~ f. ~~True~~
g. ~~False~~, h. False, i. True, j. True

(15%) To evaluate the performance, we must find metrics and approaches to measure different computers.

- Why embedded benchmarks are less mature than PC benchmarks?
- Explain what the Amdahl's Law is. Notice please give the formal equation and don't just describe it.
- For synthetic benchmarks, why and what modifications are needed?

a. ^{embedded system}
Since _{embedded system} developed later than PC and the hardware constraint on them cause the result.

(b) Speedup overall = $\frac{1}{(1 - \text{fraction improved}) + \frac{\text{fraction improved}}{\text{speedup improved}}}$

The improvement of some fast mode will be limited by the fraction that the fast mode can be used.

(c) Since the real-programs may have some constraint so that we might not to achieve the performance on our own and for the portability of program, we may modify the programs so that it may execute in different platforms.

(18%) Three enhancements with the following speedups are proposed for a new architecture:

$$\text{Speedup1} = 30$$

$$\text{Speedup2} = 20$$

$$\text{Speedup3} = 15$$

Only one enhancement is usable at a time.

- (6%) If enhancements 1 and 2 are each usable for 25% of the time, what fraction of the time must enhancement 3 be used to achieve an overall speedup of 10?
- (6%) Assume the enhancements can be used 25%, 35%, and 10% of the time for enhancements 1, 2, and 3, respectively. For what fraction of the reduced execution time is no enhancement in use?
- (6%) Assume, for some benchmark, the possible fraction of use is 15% for each of enhancements 1 and 2 and 70% for enhancement 3. We want to maximize performance. If only one enhancement can be implemented, which should it be? If two enhancements can be implemented, which should be chosen?

$$(a) \frac{1}{(1-0.25-0.25-x) + \frac{0.25}{30} + \frac{0.25}{20} + \frac{x}{15}} = 10 \Rightarrow \frac{28}{3}x = \frac{10}{24} \Rightarrow x = 0.45 \text{ b. } 45\%$$

$$(c) \text{ Only one: } \frac{1}{(1-0.15) + \frac{0.15}{30}} = \frac{1}{0.925}$$

$$\frac{1}{(1-0.7) + \frac{0.7}{20}} = \frac{1}{0.35}$$

$$\text{If two: } \frac{1}{(1-0.15-0.15) + \frac{0.15}{30} + \frac{0.15}{20}} = \frac{1}{0.7125}$$

$$\frac{1}{(1-0.25-0.7) + \frac{0.25}{30} + \frac{0.7}{15}} = \frac{1}{0.283} \therefore \text{choose enhancement 1 and 3}$$

(20%) Availability is the most important consideration for designing servers, followed closely by scalability and throughput.

- (5%) We have a single processor with a failures in time (FIT) of 200. What is the mean time to failure (MTTF) for this system?
- (5%) If you will build a supercomputer out of inexpensive computers. What is the MTTF for a system with 1000 processors? Assume that if one fails, they all fail.
- (10%) Assume a disk subsystem with the following components and MTTF: 10 disks, each rated at 1,000,000 hour MTTF; 1 SCSI controller, 500,000 hour MTTF; 1 power supply, 200,000 hour MTTF; 1 fan, 200,000 hour MTTF; 1 SCSI cable, 1,000,000 hour MTTF. Using the simplifying assumption that the components lifetimes are exponentially distributed—which means that the age of the component is not important in probability of failure—and that failures are independent, compute the MTTF of the system as a whole.

$$(a) \text{ MTTF} = \frac{10^9}{200} = 5 \times 10^6$$

$$(b) \text{ MTTF} = \frac{5 \times 10^6}{1000} = 5 \times 10^3$$

$$(c) \therefore \text{independent.} \Rightarrow \frac{1}{\frac{10 \times 1}{10^6}} + \frac{1}{500000} + \frac{1}{200000} + \frac{1}{200000} + \frac{1}{1000000}$$

$$= \frac{11}{10^6} + \frac{1}{5 \times 10^5} + \frac{2}{2 \times 10^5}$$

$$= 2.3 \times 10^{-5}$$

$$\therefore \text{ MTTF} = \frac{1}{2.3 \times 10^{-5}} = 4.35 \times 10^4$$

(18%) The Whetstone benchmark contains 195,578 basic floatingpoint operations in a single iteration, divided as shown in the following:

Operation	Count
Add	82,014
Subtract	8,229
Multiply	73,220
Divide	21,399

Convert integer to FP	6,006
Compare	4,710
Total	195,578

$$MIPS = \frac{1}{CPI}$$

Whetstone was run on a Sun 3/75 using the F77 compiler with optimization turned on. The Sun 3/75 is based on a Motorola 68020 running at 16.67 MHz, and it includes a floatingpoint coprocessor. The Sun compiler allows the floating point to be calculated with the coprocessor or using software routines, depending on compiler flags. A single iteration of Whetstone took 1.08 seconds using the coprocessor and 13.6 seconds using software. Assume that the CPI using the coprocessor was measured to be 10, while the CPI using software was measured to be 6.

- (6%) What is the MIPS rating for both runs?
- (6%) What is the total number of instructions executed for both runs?
- (6%) On the average, how many integer instructions does it take to perform a floating-point operation in software?

(a) $MIPS = \frac{1}{CPI} \times (\text{clock cycles per second}) \times 10^{-6}$

12 using the processor: $MIPS = \frac{1}{10} \times 16.67 \text{ M} \times 10^{-6} = 1.667 \text{ MIPS}$

using the software: $MIPS = \frac{1}{6} \times 16.67 \text{ M} \times 10^{-6} = 2.778 \text{ MIPS}$

(b) using the processor: $1.667 \text{ MIPS} \times 1.08 = 1.80036 \times 10^6$ instructions

using the software: $2.778 \text{ MIPS} \times 13.6 = 37.7808 \times 10^6$

$= 3.77808 \times 10^7$ instructions.

(c) $3.77808 \times 10^7 \times \frac{6006}{195578} = 1.13 \times 10^6$ instructions

(10%) Assume we have a computer where the clocks per instruction (CPI) is 1.0 when all memory accesses hit in the cache. The only data accesses are loads and stores, and these total 50% of the instructions. If the miss penalty is 25 clock cycles and the miss rate is 2%, how much faster would the computer be if all instructions were cache hits?

① 都 cache hit \Rightarrow 只 100 clock cycle

② miss rate % 2% 时.

③ Access time %: $1 + 2\% \times 25 = 1.5$

\therefore total = $50 + 50 \times 1.5 = 125$.

\Rightarrow 都 cache hit 时快 $\frac{125}{100} = 1.25$ 倍 \checkmark

(20%) For cache issues, one is that the write policies often distinguish cache designs. There are two basic options when writing to the cache on a hit:

- (6%) What are these two options? Please compare them.
- (4%) In a, which one is easier to be implemented? Why?
- (4%) Give and explain a technique to reduce write stalls.
- (6%) Since the data are not needed on a write, there are two are two options on a write miss. Compare these options.

a. write through: 当 cache hit 时, 同时写入 cache 和 memory (or 下層 cache)

write back: 当 cache hit 时, 只写入 cache 并标记 dirty,
当 cache block 需要 swap out 时, 才写入 memory (下層)

write back 因为不需等待写入 memory (or 下層), \therefore 效率较好, 速度较快.

但必须承担断电时的风险 (如尚未写入下層) 造成资料不同步.

b. write through 比较容易 implement! write through 需要同时写入下層 memory, 造成 stall 数据不一致

因为 write back 至少需要 dirty bit, replace 的时候,
检查是否需要写入下層, 需增加 hardware cost.

c. write buffer.

当需要 write 到下層时, 只需写入较快速的 write buffer,
等有空时, write buffer 再写入下層, 减少 write stall

d. write allocate: 当 write miss 时, 先将资料读入 cache, 再依 write hit 执行

non-write allocate: 当 write miss 时, 直接写入 memory (下層), 不读入 cache.

若 data 已经不会再用到时, non-write allocate 比较好.
不用浪费写入 cache 的时间.

但当 data 不久后又被用到时, write allocate 已经将 data 放入 cache 中,
之后可以降低 miss rate.

(20%) For the following memory optimizations, explain their purposes and their impact on memory hierarchy.

- Way prediction
- Pipelined cache access
- Critical word first
- Hardware prefetching

Average access time = hit time + miss rate \times miss penalty

a. Way prediction: 利用一些 hit 来预测, 那些 ~~line~~ ^{cache} 曾经被用过, 当指到该 set 时, 优先预测那些被标记过的优先检查, 是否为我们所需的资料, 可 ^{增加} 速度 _{查找}
可降低 hit time

b. Pipelined cache access: 将 cache 设计为 pipeline
可增加平行度, 降低 hit time.

c. Critical word First: 当 cache miss 时, 到下层抓 data, 不必等待 block 载入, 先由所需要的 word, 其送到 CPU 执行, 其他资料再慢慢载入
可降低 miss penalty \times 增加 performance.

d. Hardware prefetching: 抓资料时, 由 hardware 也连同下一资料一起抓取, 放入 stream buffer
可降低可增加平行度, parallelism

降低 miss rate

降低 miss penalty