
605410080

(50%) True or false questions

2017 Computer Architecture – Midterm Exam

a. The RISC-based machines focused the attention of designers on instruction-level

150



data can be served faster. A cache hit occurs when the requested data can be found in a cache, while a cache miss occurs when it cannot. Cache hits are served by reading data from the cache,

which is faster than recomputing a result or reading from a slower data store; thus, the more requests can be served from the cache, the faster the system performs.

Direct mapping. (a) (6%) Give three cache structure (configurations)...

(b) (8%) What are the four main questions of a cache?

45 PAB write through, write back, write allocation

V5. (16%) Compiler optimization is generally implemented using a sequence of optimizing transformations, algorithms which take a program and transform it to produce a semantically equivalent output program that uses fewer resources. In particular, it can be applied to improve performance by reducing cache misses.

(b) (10%) Give examples to explain why your answers of (a) can work well. loop for .

(20%) The cache is a piece of hardware which reduces the access time to the data in the memory by keeping some part of the frequently used data of the main memory in itself. It is smaller and faster than the main memory.

(a) (6%) Give the equation of average memory access time for a two-level cache. 40 ×

(b) (8%) Suppose that in 1000 memory references there are (40) misses in the first-level cache and 20 misses in the second-level cache. What are the various miss rates?

(c) (8%) Assume the miss penalty from L2 cache to memory is 100 clock cycles, the hit time of L2 cache is 10 clock cycles, the hit time of L1 is 1 clock cycles, and there are 1.5 memory references per instruction. What is the average memory access time and average stall cycles per instruction? Ignore the impact of writes.

= Hit time + Miss Pater Hit time + Miss Ratex Miss Palnaley.)

Lz miss penalty. - (00

Clock cycle for a program ocal miss vare

Tustruction Count ocal miss vare

too

100.000

miss rate miss penalty.

2