## Department of Computer Science and Engineering Jahangirnagar University Savar, Dhaka



## **Laboratory Report**

CSE-406: VLSI Circuits Design Laboratory

## Submitted by

Md. Ashick Areafin
Exam roll: 160054
Class roll:2130
Session: 2015-16
4th year 1st Semester

#### Submitted to

Dr. Abu Sayed Mohammed Mustafizur Rahman Professor Department of Computer Science and Engineering Jahangirnagar University

#### **Experiment No:**03

**Experiment Name:** Layout Design of The following Logic Function,  $Y = \overline{AB + CD}$ .

### **Objectives:**

The main objective of this experiment is to design the logic function using Microwind2 and verifying the result using different input patterns.

#### Introduction:

CMOS stands for complementary Metal-oxide Semiconductor.It is a logical combination of p-type MOS and n-type MOS.It Works as an inverter. The circuit shows the realization of CMOS NAND and CMOS NOR gate which consists of four pMOS and four nMOS gate.

Simulation Of The Logic Function:




Figure 1: Stack Diagram of the logic Function

# **Caption:**Truth Table for the logic Function

| A | В | С | D | AB | CD | AB + CD | $\overline{AB + CD}$ |
|---|---|---|---|----|----|---------|----------------------|
| 0 | 0 | 0 | 0 | 0  | 0  | 0       | 1                    |
| 0 | 0 | 0 | 1 | 0  | 0  | 0       | 1                    |
| 0 | 0 | 1 | 0 | 0  | 0  | 0       | 1                    |
| 0 | 0 | 1 | 1 | 0  | 1  | 1       | 0                    |
| 0 | 1 | 0 | 0 | 0  | 0  | 0       | 1                    |
| 0 | 1 | 0 | 1 | 0  | 0  | 0       | 1                    |
| 0 | 1 | 1 | 0 | 0  | 0  | 0       | 1                    |
| 0 | 1 | 1 | 1 | 0  | 1  | 1       | 0                    |
| 1 | 0 | 0 | 0 | 0  | 0  | 0       | 1                    |
| 1 | 0 | 0 | 1 | 0  | 0  | 0       | 1                    |
| 1 | 0 | 1 | 0 | 0  | 0  | 0       | 1                    |
| 1 | 0 | 1 | 1 | 0  | 1  | 1       | 0                    |
| 1 | 1 | 0 | 0 | 1  | 0  | 1       | 0                    |
| 1 | 1 | 0 | 1 | 1  | 0  | 1       | 0                    |
| 1 | 1 | 1 | 0 | 1  | 0  | 1       | 0                    |
| 1 | 1 | 1 | 1 | 1  | 1  | 1       | 0                    |



Figure 2: Timing Diagram for the logic Function