CSE-413 Computer Architecture Lecture 5

Logical Operations

Introduction

Logical operations	C operators	Java operators	MIPS instructions	
Shift left	<<	<<	s11	
Shift right	>>	>>>	srl	
Bit-by-bit AND	&	&	and, andi	
Bit-by-bit OR			or, ori	
Bit-by-bit NOT		~	nor	

Shifts

The first class of such operations is called shifts. They move all the bits in a word to the left or right, filling the emptied bits with Os.

For example, if register \$50 contained

0000 0000 0000 0000 0000 0000 0000 1001_{two}- 9_{ten}

and the instruction to shift left by 4 was executed, the new value would be:

0000 0000 0000 0000 0000 0000 1001 0000_{two}- 144_{ten}

Shifts-Continue

The dual of a shift left is a shift right. The actual name of the two MIPS shift instructions are called *shift left logical* (sll) and shift right logical (srl).

Example

The machine language version of the instruction above is

ор	rs	rt	rd	shamt	funct
0	0	16	10	4	0

Shifts-Continue

op	rs	rt	rd	shamt	funct
0	0	16	10	4	0

The encoding of sll is 0 in both the op and funct fields, rd contains 10 (register \$t2), rt contains 16 (register \$s0), and shamt contains 4. The rs field is unused and thus is set to 0.

Shifts-Continue

Shift left logical provides a bonus benefit. Shifting left by i bits gives the same result as multiplying by 2ⁱ, just as shifting a decimal number by i digits is equivalent to multiplying by 10ⁱ.

For example, the above sll shifts by 4, which gives the same result as multiplying by 2^4 or 16.

The first bit pattern above represents 9, and $9 \times 16 = 144$, the value of the second bit pattern.

0000 0000 0000 0000 0000 0000 0000 1001_{two}- 9_{ten}

sll \$t2,\$s0,4

AND operation

AND is a bit-by-bit operation that leaves a 1 in the result only if both bits of the operands are 1.

For example, if register \$12 contains

0000 0000 0000 0000 0000 1101 1100 0000_{two}

and register \$11 contains

then, after executing the MIPS instruction

and \$t0,\$t1,\$t2

the value of register \$10 would be

AND operation-Continue

- •AND can apply a bit pattern to a set of bits to force Os where there is a 0 in the bit pattern.
- •Such a bit pattern in conjunction with AND is traditionally called a mask, since the mask "conceals" some bits.

OR operation

It is a bit-by-bit operation that places a 1 in the result if either operand bit is a 1.

For example, if register \$12 contains

0000 0000 0000 0000 0000 1101 1100 0000_{two}

and register \$11 contains

the result of the MIPS instruction

or \$t0,\$t1,\$t2

is this value in register \$t0:

0000 0000 0000 0000 0011 1101 1100 0000_{two}

Not Operation

- NOT takes one operand and places a 1 in the result if one operand bit is a 0, and vice versa.
- •In keeping with the three-operand format, the designers of MIPS decided to include the instruction NOR (NOT OR) instead of NOT.
- •If one operand is zero, then it is equivalent to NOT: A NOR 0 = NOT (A OR 0) = NOT (A).

Not Operation

nor \$t0,\$t1,\$t3

is this value in register \$t0:

Instructions for Making Decisions

MIPS assembly language includes two decision-making instructions, similar to an *if* statement with a go to. The first instruction is

beq register1, register2, L1

This instruction means go to the statement labeled L1 if the value in register1 equals the value in register2.

The mnemonic beg stands for branch if equal.

Instructions for Making Decisions-Cont.

bne register1, register2, L1

- •It means go to the statement labeled L1 if the value in register1 does not equal the value in register2.
- The mnemonic bne stands for branch if not equal.
- These two instructions are traditionally called conditional branches.


Example

In the following code segment, f, g, h, i, and j are variables. If the five variables f through j correspond to the five registers \$50 through \$54, what is the compiled MIPS code for this C if statement?

if
$$(i == j) f = g + h$$
; else $f = g - h$;

```
bne $$3,$$4,Else # go to Else if i \neq j add $$0,$$1,$$2 # f = g + h (skipped if i \neq j) j Exit # go to Exit Else:sub $$50,$$1,$$$2 # f = g - h (skipped if i = j) Exit:
```

Example-Cont.



This example introduces another kind of branch, often called an unconditional branch.

This instruction says that the processor always follows the branch.

To distinguish between conditional and unconditional branches, the MIPS name for this type of instruction is jump, abbreviated as j.

Loops

Decisions are important both for choosing between two alternatives—found in *if* statements—and for iterating a computation—found in loops. The same assembly instructions are the building blocks for both cases.

Example

```
Here is a traditional loop in C:
```

```
while (save[i] == k)
i += 1;
```

Assume that i and k correspond to registers \$53 and \$55 and the base of the array save is in \$56. What is the MIPS assembly code corresponding to this C segment?

Loops

```
Here is a traditional loop in C:
while (save[i] == k)
i += 1;
```

Assume that i and k correspond to registers \$53 and \$55 and the base of the array save is in \$56. What is the MIPS assembly code corresponding to this C segment?

```
Loop: sll $t1,$s3,2 # Temp reg $t1 = i * 4
add $t1,$t1,$s6 # $t1 = address of save[i]
lw $t0,0($t1) # Temp reg $t0 = save[i]
bne $t0,$s5, Exit # go to Exit if save[i] \neq k
addi $s3,$s3,1 # i = i + 1
j Loop # go to Loop
Exit:
```

set on less than Instruction

means that register \$10 is set to 1 if the value in register \$53 is less than the value in register \$54; otherwise, register \$10 is set to 0.

Constant operands are popular in comparisons, so there is an immediate version of the set on less than instruction. To test if register \$52 is less than the constant 10, we can just write

slti \$t0,\$s2,10 # \$t0 = 1 if \$s2 < 10

Signed versus Unsigned Comparison

- •Comparison instructions must deal with the difference between signed and unsigned numbers.
- •Sometimes a bit pattern with a 1 in the most significant bit represents a negative number and, of course, is less than any positive number, which must have a 0 in the most significant bit.
- •With unsigned integers, on the other hand, a 1 in the most significant bit represents a number that is larger than any that begins with a 0.

Cont.

- •MIPS offers two versions of the set on less than comparison to handle these alternatives.
- ·Set on less than (slt) and set on less than immediate (slti) work with signed integers.
- •Unsigned integers are compared using set on less than unsigned (sltu) and set on less than immediate unsigned (sltiu).

Example

and that register \$51 has the binary number

0000 0000 0000 0000 0000 0000 0001_{two}

What are the values of registers \$10 and \$11 after these two instructions?

slt \$t0, \$s0, \$s1 # signed comparison sltu \$t1, \$s0, \$s1 # unsigned comparison

Solution

- •The value in register \$s0 represents -1_{ten} if it is an integer and 4,294,967,295_{ten} if it is an unsigned integer.
- •The value in register \$s1 represents 1_{ten} in either case.
- •Then register \$t0 has the value 1, since -1_{ten} < 1_{ten} and register \$t1 has the value 0, since $4,294,967,295_{ten} > 1_{ten}$.