Unit-5 => represent topic


Basic I/O, Memory R/W and Interrupt &

€.	Memory mapped Ito	I/O mapped I/O
,	1) I/O is treated as memory.	P I/0 88 freeded as I/D
	Pp 16-bit addressing (A-A15)	er) 8-bit addressing (Ao-Aq)
180	4(0-15)	17 0 012 and ressting (40-Hg)
	Prolit can address = 216	gert H address 08
	=64K	PPP It can address = 28 = 256
	DIAL DI	2250
	Pv) No. of devices = 65536	ry No of devices = 256
	V) More decorder hardware	v) hess decorder hardware
	ve Available memony is less.	ve) Available memory 18 more.
	VA Avarlable memon 18	Anien Albert
	VPP MERD (Memory read operation)	very TOR (Input output read)
	and MEWR (Mornory write operation)	and IOW (Input output with
:0,	signal with I/O.	control sanal with I/D
	We take the state and an energy	Arms of the state
	PX Instructions used are	1x) Instructions as used are
	as following example:	as following example.
	LDA XXXX H.	IN XXXXH
	STA XXXX H	
		Cours SASTA TAME Course

1) Direct Memory Access (DMA)

Direct Memory Access (DMA) 48 a process for data transfer for between memory and I/O, controlled by an external cercuit called DMA controller, without involvement of CPU.

Most of data that is input or output from computer is processed by the CPU, but some data not require processing, or can be processed by another device. In these stuations, DMA can save processing time 18 a more efficient way to move duta from the computer's memory to other devices, for example, a PCI controller and a hard drive controller each have their own set channels.



The registers in the DMA are selected by the MP. through the address bus by enabling the OS (DMA select) and RS (Register Select) Inputs. The RD (read) and WR (with) Inputs are bidirectional - When the bus grant (BG) is O, the MP can communicate with the DMA registers through the data read from or write to the BG= 1, the processor does not have the system lauses and the DMA directly with the memory by specifying an address bus and The DMA controller has three registers; an address register, a word count register and control register. The address register contains an address to specif location in memory. The word count register holds the number of to be transferred. A control register specifies the mode of transfer.

Interrupts: (This description about inboupt is not imp. contents inside are imp.

Interrupt is a process where an external device
can get the attention of the microprocessor. The process
starts from the I/O device. An interrupt is considered
to be an emergency signal that may be serviced. The
microprocessor may respond to et as soon as possible.

When the microprocessor receives an
interrupt signal, it are suspends the currently executing
program and jumps to an Interrupt Service Rathine (ISR)
to respond to the Processing interrupt.

Responding to an interrupt may be.

immediate or delayed depending on whether the interrupt as maskable or non-maskable. There are two ways of redirecting the execution to the Isk depending on whether the interrupt as vectored or non-vectored.

Vector Interrupt -> In this type of interrupt, Processor

can not knows the address of Interrupt. In other

word processor knows the address of interrupt service

routine.

Example: RST 7.5, RST 6.5, RST 5.5, TRAP.

Non-Vecter Interrupt -> In this type of interrupt, Processor can not know the address of Interrupt. It should give externally. In the device well have to send the address of interrupt service routine to processor for performing task interrupt.

Example: INTR

Software Interrupt > It is an instruction based.

Interrupt which is commonly controlled by software.

That means programmer can use this instruction to execute interrupt in main program. There are eight.

Software interrupts RST O to RST 7 in 8085 microprocessor.

Hardware Interrupt As name suggests of is an interrupt which can get the interrupt brequest in hardware pen of mecroprocessor 8085. There are mainly sex pens available on 8085 for hardware interrupt purpose which are TRAP, RST 7.5, RST 6.5, RST 6.5, INTR, INTA.

Date.	
Page No	

There are five interrupt pins in 8085 and one interrupt acknowledge (INTA) pin.

	A PARTY I				100
200	Pen No.	Name	Type	Priorly	1
	6	TRAP	Vectored	Highest	100
	7	RST 7.5	Vectored	4 4 4 A	
	8	RST 6.5	Vectored		
1	9	RST 5.5	Vectored	1	
Sh	10	INTR	Non-Vectored	Lowest	1
					-

from highest to lowest in decreasing order. Priorty means which interrupt gets the acknowledgement first of more than one are interrupting the microprocessor.

Maskable and Non-maskable. Interrupts.

Maskable interrupts -> An interrupt which can be

disabled by software that means we can disable

the interrupt by sending appropriate anstruction, is

called a maskable interrupt. RST 7.5, RST 6.5 and

RST 5.5 are the examples of Maskable Interrupt.

Non-Moskable interrupts -> As name suggests we cannot disable the interrupt by sending any instruction as called non-maskable interrupt. TRAP interrupt as the non-maskable interrupt for 8085. It means that if an interrupt comes via TRAP, 8085 will have to recognize the interrupt we cannot mask as

Vectored and Poled Tolerrupt.

Vectored Interrupt - In a computer, a vectored interrupt

is an I/O interrupt that tells the part of the

computer. That handles I/O interrupts at the


computer that handles I/O interrupts at the

handware level that a request for attention from

handware level that a request for attention from

an I/O device has been received and also identifies

the device that sent the request.




The device is connected in a chain as shown in fig above for setting up the priority systems. If the device generate interrupt, it will accept the INTA signal from the processor otherwise, it will pass INTA on to the next device until INTA is accepted by the interrupting device.

Palled Interrupt -> CPU Device Device Davig

In a computer, a polled interrupt 48 a specific type of I/O interrupt that notifies the part of the computer containing the I/O interface that a device 48 ready to be read or out otherwise chandled but does not indicate which device. The interrupt controller must

poll (send a signal out to) each device to determine which one made the request. Polled interrupts are handled using software and are therefore slower compared to vectored interrupts.

3) 8259 Interrupt Controller:



The following steps take place during the operation of 8259 A.

One or more interrupt request lines go high requesting the service.

The 8259A resolves the priorities and sends an INT signal to the MP.

The MP acknowledges the interrupt by sending INTA (bor).

After the INTA (bor) has been received, the operate for

the call instruction (CDH) is placed on the Because of the CALL instruction, the MP sends two or more INTA (bar) signals. ve) At the first INTA(bar) , the 8259 A places the Unw order 8-bit address on the data bus and at the second INTA(bar), the INTA(bar), It places the high order 8-bit address of the intersupt vector. This completes the 3-byte CALL instruction. vir The program sequence of the MP 18 transferred to the memory location specified by the CALL instruction. Priority modes: & Fully Nested mode >IRO has the highest priorely and IR1 ... to IR7 have the decreasing priorities 90) Automatic rotation mode -> First priority changes to the last after it's service specific rotation mode This 98 user selectable or programmable, which means priorty can be selected by programming. Features: 1) It manages & interrupt ocquests. it It can solve 8 levels of interrupt priorities in variety of modes. The can mask each interrupt request individually. I got It can be set up to work with either the 8085 MP mode or the 8086/8088 MP mode with cascading additional 8259 A devices, the priority scheme can be expanded to 64 levels. ve) The 8259 A has the abilities such as reading the status and changing the interrupt mode during a program execution.