Jin-Soo Kim (jinsoo.kim@snu.ac.kr)

Systems Software & Architecture Lab.


Seoul National University

Spring 2019

SEQ: Sequential Y86-64 Implementation



## Recall: Y86-64 Instruction Set



## **Building Blocks**


#### Combinational logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control

# A A L U B MUX

## Storage elements

- Store bits (or states)
- Addressable memories
- Loaded only as clock rises




## SEQ Hardware Structure

#### State

- Program counter registers (PC)
- Condition code register (CC)
- Register file
- Memories
  - Access same memory space
  - Data: for reading/writing program data
  - Instruction: for reading instructions

#### Instruction flow

- Read instructions at address specified by PC
- Process through stages
- Update program counter



## SEQ Stages

Fetch: Read instruction

from instruction memory


Decode: Read program registers

Execute: Compute value or address

Memory: Read or write data

Write Back: Write program registers

PC Update: Update program counter




## Instruction Decoding

#### Instruction format

• Instruction byte: icode:ifun

Optional register byte: rA:rB

Optional constant word: valC



## Executing ALU Operations

OPq rA, rB 6 fn rA rB

Fetch	icode : ifun $\leftarrow M_1[PC]$ rA : rB $\leftarrow M_1[PC+1]$ valP $\leftarrow$ PC+2	Read instruction byte Read register byte Compute next PC
Decode	valA ← R[rA] valB ← R[rB]	Read operand A Read operand B
Execute	valE ← valB OP valA Set CC	Perform ALU operation Set condition code register
Memory		<do nothing=""></do>
Write Back	R[rB] ← valE	Write back result
PC Update	PC ← valP	Increment PC by 2

## Executing rmmovq

rmmovq rA, D(rB)

4 0 rA rB

D

PC Update	PC ← valP	Increment PC by 10
Write Back		<do nothing=""></do>
Memory	M <sub>8</sub> [valE] ← valA	Write value to memory
Execute	valE ← valB + valC	Compute effective address
Decode	valA ← R[rA] valB ← R[rB]	Read operand A Read operand B
Fetch	icode : ifun $\leftarrow$ M <sub>1</sub> [PC] rA : rB $\leftarrow$ M <sub>1</sub> [PC+1] valC $\leftarrow$ M <sub>8</sub> [PC+2] valP $\leftarrow$ PC+10	Read instruction byte Read register byte Read displacement D Compute next PC

## Executing mrmovq

mrmovq D(rB), rA 5 0 rA rB D

Fetch	icode : ifun $\leftarrow$ M <sub>1</sub> [PC] rA : rB $\leftarrow$ M <sub>1</sub> [PC+1] valC $\leftarrow$ M <sub>8</sub> [PC+2] valP $\leftarrow$ PC+10	Read instruction byte Read register byte Read displacement D Compute next PC
Decode	valB ← R[rB]	Read operand B
Execute	valE ← valB + valC	Compute effective address
Memory	valM ← M <sub>8</sub> [valE]	Read value from memory
Write Back	R[rA] ← valM	Write back result
PC Update	PC ← valP	Increment PC by 10

## Executing irmovq

irmovq V, rB 3 0 F rB V

icode : ifun  $\leftarrow$  M<sub>1</sub>[PC] Read instruction byte  $rA : rB \leftarrow M_1[PC+1]$ Read register byte **Fetch** valC  $\leftarrow$  M<sub>8</sub>[PC+2] Read immediate value V valP ← PC+10 Compute next PC Decode  $valB \leftarrow 0$ Execute valE ← valB + valC Pass valC through ALU Memory <Do nothing>  $R[rB] \leftarrow valE$ Write Back Write back result **PC Update** PC ← valP Increment PC by 10

# Executing pushq

pushq rA A O rA F

Fetch	icode : ifun $\leftarrow M_1[PC]$ rA : rB $\leftarrow M_1[PC+1]$ valP $\leftarrow$ PC+2	Read instruction byte Read register byte Compute next PC
Decode	valA ← R[rA] valB ← R[%rsp]	Read operand A Read stack pointer
Execute	valE ← valB + (-8)	Decrement stack pointer
Memory	M <sub>8</sub> [valE] ← valA	Write to stack
Write Back	R[%rsp] ← valE	Update stack pointer
PC Update	PC ← valP	Increment PC by 2

# Executing popq

popq rA B 0 rA F

Fetch	icode : ifun $\leftarrow M_1[PC]$ rA : rB $\leftarrow M_1[PC+1]$ valP $\leftarrow$ PC+2	Read instruction byte Read register byte Compute next PC
Decode	valA ← R[%rsp] valB ← R[%rsp]	Read stack pointer Read stack pointer
Execute	valE ← valB + 8	Increment stack pointer
Memory	valM ← M <sub>8</sub> [valA]	Read from stack
Write Back	R[%rsp] ← valE R[rA] ← valM	Update stack pointer Write back result
PC Update	PC ← valP	Increment PC by 2

## Executing Conditional Moves

cmovXX rA, rB 2 fn rA rB

Fetch	icode : ifun $\leftarrow M_1[PC]$ rA : rB $\leftarrow M_1[PC+1]$ valP $\leftarrow$ PC+2	Read instruction byte Read register byte Compute next PC
Decode	valA ← R[rA] valB ← 0	Read operand A
Execute	valE ← valB + valA If !Cond(CC,ifun) rB ← 0xF	Pass <b>valA</b> through ALU  Disable register update
Memory		<do nothing=""></do>
Write Back	R[rB] ← valE	Write back result
PC Update	PC ← valP	Increment PC by 2

## **Executing Jumps**

jXX Dest 7 fn Dest

Fetch	icode : ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$	Read instruction byte Read destination address Compute next PC
Decode		<do nothing=""></do>
Execute	<pre>Cnd ← Cond(CC,ifun)</pre>	Take branch?
Memory		<do nothing=""></do>
Write Back		<do nothing=""></do>
PC Update	PC ← Cnd? valC : valP	Update PC

## Executing call

call Dest 8 0 Dest

Fetch	icode : ifun ← M₁[PC] valC ← M <sub>8</sub> [PC+1] valP ← PC+9	Read instruction byte Read destination address Compute return address
Decode	valB ← R[%rsp]	Read stack pointer
Execute	valE ← valB + (-8)	Decrement stack pointer
Memory	M <sub>8</sub> [valE] ← valP	Write return address on stack
Write Back	R[%rsp] ← valE	Update stack pointer
PC Update	PC ← valC	Set PC to destination

# Executing ret

ret 9 0


Fetch	icode : ifun $\leftarrow M_1[PC]$ valP $\leftarrow$ PC+1	Read instruction byte Compute next PC (not used)
Decode	valA ← R[%rsp] valB ← R[%rsp]	Read stack pointer Read stack pointer
Execute	valE ← valB + 8	Increment stack pointer
Memory	valM ← M <sub>8</sub> [valA]	Read return address from stack
Write Back	R[%rsp] ← valE	Update stack pointer
PC Update	PC ← valM	Set PC to return address

## Computed Values

Fetch	icode, ifun rA, rB valC valP	Instruction code / Instruction function Instruction register A / B Instruction constant Incremented PC
Decode	<pre>srcA, valA srcB, valB</pre>	Register ID A / Register value A Register ID B / Register value B
Execute	valE Cnd	ALU result Branch/move flag
Memory	valM	Value from memory
Write Back	dstE, dstM	Destination register E / M
PC Update	PC	PC register


## SEQ Hardware

- Blue boxes
  - Predesigned hardware blocks
  - e.g. memories, ALU
- Gray boxes
  - Control logic (described in HCL)
- Write ovals
  - Labels for signals
- Thick lines: 64-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: I-bit values




## Fetch Logic: Data Path

- PC
  - Register containing PC
- Instruction memory
  - Read I0 bytes (PC to PC+9)
  - Signal invalid address
- Split
  - Divide instruction byte into icode and ifun
- Align
  - Get fields for rA, rB, and valC



## Fetch Logic: Control

- instr\_valid
  - Is this instruction valid?
- icode & ifun
  - Generate no-op if invalid address
- need\_regids
  - Does this instruction have a register byte?
- need\_valC
  - Does this instruction have a constant word?



## Fetch Logic: Control (in HCL)

```
int icode = [
    imem error: INOP;
                                                                          ifun
                                                                               rΑ
                                                                                    rB
                                                                                        valC
                                                                     icode
                                                                                                          valP
    1: imem icode;
                                                                                              Need
                                                                                              valC
int ifun = [
                                                                                                         PC
                                                               Instr
                                                               valid
    imem error: FNONE;
                                                                                                     lincrement
                                                                                              Need
    1: imem ifun;
                                                                                             regids
];
                                                                   ····▶ icode
                                                                          ifun
bool need regids = icode in
                                                                                  Align
                                                                        Split
    { IRRMOVQ, IOPQ, IPUSHQ, IPOPQ,
                                                                           Byte 0
                                                                                      Bytes 1-9
      IIRMOVO, IRMMOVO, IMRMOVO };
                                                                           Instruction
bool instr_valid = icode in
                                                                            memory
                                                             imem error
    { INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOQ,
      IMRMOVQ, IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ};
bool need valC = icode in
                                                                               PC
    { IIRMOVQ, IRMMOVQ, IMRMOVQ, IJXX, ICALL };
```

## Decode Logic

## Register file


- Read ports A, B
- Write ports E, M
- Addresses are register IDs or I5 (0xF – no access)

#### Control

- srcA, srcB: read port addresses
- dstE, dstM: write port addresses

## Signals

 Cnd: indicate whether or not to perform conditional move (computed in Execute stage)



## Decode Logic: srcA in HCL

OPq	Decode	valA ← R[rA]	Read operand A
rmmovq	Decode	$valA \leftarrow R[rA]$	Read operand A
mrmovq	Decode		
irmovq	Decode		
pushq	Decode	$valA \leftarrow R[rA]$	Read operand A
popq	Decode	$valA \leftarrow R[\%rsp]$	Read stack pointer
cmovXX	Decode	$valA \leftarrow R[rA]$	Read operand A
jХХ	Decode		
call	Decode		
ret	Decode	$valA \leftarrow R[\%rsp]$	Read stack pointer

## Decode Logic: dstE in HCL

OPq	Write Back	$R[rB] \leftarrow valE$	Write back result
rmmovq	Write Back		
mrmovq	Write Back		
irmovq	Write Back	$R[rB] \leftarrow valE$	Write back result
pushq	Write Back	R[%rsp] ← valE	Update stack pointer
popq	Write Back	R[%rsp] ← valE	Update stack pointer
cmovXX	Write Back	$R[rB] \leftarrow valE$	Write back result
jxx	Write Back		
call	Write Back	R[%rsp] ← valE	Update stack pointer
ret	Write Back	R[%rsp] ← valE	Update stack pointer
<pre>int dstE = [ icode in { IRRMOVQ } &amp;&amp; Cnd : rB;</pre>			


## Execute Logic

#### Data path

- ALU
  - Implements 4 required functions
  - Generates condition code values
- CC: Register with 3 condition code bits
- Cond: Computes conditional jump/move flag

## Control logic

- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?
- SetCC: Should condition code register be loaded?



# Execute Logic: aluA in HCL

# Execute Logic: alufun in HCL

OPq	Execute	valE ← valB <mark>OP</mark> valA	Perform ALU operation
rmmovq	Execute	valE ← valB + valC	Compute effective address
mrmovq	Execute	valE ← valB + valC	Compute effective address
irmovq	Execute	valE ← valB + valC	Pass valC through ALU
pushq	Execute	valE ← valB + -8	Decrement stack pointer
popq	Execute	valE ← valB + 8	Increment stack pointer
cmovXX	Execute	valE ← valB + valA	Pass valA through ALU
jxx	Execute		
call	Execute	valE ← valB + -8	Decrement stack pointer
ret	Execute	valE ← valB + 8	Increment stack pointer


## Memory Logic

## Memory

Reads or writes memory word


## Control logic

- stat: What is instruction status?
- Mem. read: Should word be read?
- mem. write: Should word be written?
- Mem. addr: Select address
- Mem. data: Select data



## Memory Logic: stat in HCL

- Stat
  - What is instruction status?



## Memory Logic: mem\_addr in HCL

OPq	Memory		
rmmovq	Memory	$M_8[vale] \leftarrow valA$	Write value to memory
mrmovq	Memory	$valM \leftarrow M_8[valE]$	Read value from memory
irmovq	Memory		
pushq	Memory	$M_8[vale] \leftarrow valA$	Write to stack
popq	Memory	$valM \leftarrow M_8[valA]$	Read from stack
cmovXX	Memory		
jxx	Memory		
call	Memory	$M_8[vale] \leftarrow valP$	Update stack pointer
ret	Memory	valM ← M <sub>8</sub> [valA]	Update stack pointer

## Memory Logic: mem\_read in HCL


OPq	Memory		
rmmovq	Memory	$M_8[valE] \leftarrow valA$	Write value to memory
mrmovq	Memory	valM ← M <sub>8</sub> [valE]	Read value from memory
irmovq	Memory		
pushq	Memory	M <sub>8</sub> [valE] ← valA	Write to stack
popq	Memory	valM ← M <sub>8</sub> [valA]	Read from stack
cmovXX	Memory		
jХХ	Memory		
call	Memory	M <sub>8</sub> [valE] ← valP	Update stack pointer
ret	Memory	valM ← M <sub>8</sub> [valA]	Update stack pointer

```
bool mem_read = icode in { IMRMOVQ, IPOPQ, IRET };
```

## PC Update Logic

#### New PC

- Select next value of PC
- One of valC, valM, or valP
- valC: from Instruction constant
  - call, jXX
- valM: from Data memory
  - ret
- valP: from next PC computed




## PC Update Logic: new\_pc in HCL

OPq	PC Update	PC ← valP	Update PC
rmmovq	PC Update	PC ← valP	Update PC
mrmovq	PC Update	PC ← valP	Update PC
irmovq	PC Update	PC ← valP	Update PC
pushq	PC Update	PC ← valP	Update PC
popq	PC Update	PC ← valP	Update PC
cmovXX	PC Update	PC ← valP	Update PC
jХХ	PC Update	PC ← Cnd? valC : valP	Update PC
call	PC Update	PC ← valC	Update PC
ret	PC Update	PC ← valM	Update PC


## SEQ Operation (I)


- State (all updated as clock rises)
- PC register
- Cond. Code register
- Data memory
- Register file
- Combinational logic
  - ALU
  - Control logic
  - Memory reads
    - Instruction memory
    - Register file
    - Data memory



## SEQ Operation (2)


- State set according to second irmovq instruction
- Combinational logic starting to react to state changes






## SEQ Operation (3)


- State set according to second irmovq instruction
- Combinational logic generates results for addq instruction






## SEQ Operation (4)


- State set according to addq instruction
- Combinational logic starting to react to state changes






## SEQ Operation (5)

- State set according to addq instruction
- Combinational logic generates results for je instruction





## SEQ Summary

## Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

#### Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle