

Computer Architecture

Spring 2020

Hamed Farbeh

farbeh@aut.ac.ir

Department of Computer Engineering

Amirkabir University of Technology

BASIC COMPUTER ORGANIZATION AND DESIGN



Outlines


- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

CONTROL UNIT

- Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them
- Control units are implemented in one of two ways
- Hardwired Control
 - CU is made up of sequential and combinational circuits to generate the control signals
- Microprogrammed Control
 - A control memory on the processor contains microprograms that activate the necessary control signals
- We will consider a hardwired implementation of the control unit for the Basic Computer


TIMING AND CONTROL

Control unit of Basic Computer



TIMING SIGNALS

- Generated by 4-bit sequence counter and 4×16 decoder
- The SC can be incremented or cleared.
- Example: T_0 , T_1 , T_2 , T_3 , T_4 , T_0 , T_1 , . . . Assume: At time T_4 , SC is cleared to 0 if decoder output D3 is active.



INSTRUCTION CYCLE


- In Basic Computer, a machine instruction is executed in the following cycle:
 - 1. Fetch an instruction from memory
 - 2. Decode the instruction
 - 3. Read the effective address from memory if the instruction has an indirect address
 - 4. Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- Note: Every different processor has its own (different) instruction cycle

FETCH and DECODE

 Fetch and Decode T0: AR \leftarrow PC $(S_0S_1S_2=010, T_0=1)$ T1: IR \leftarrow M [AR], PC \leftarrow PC + 1 (S₀S₁S₂=111, T₁=1) T2: D0, ..., D7 \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15) **T1** S₂ S₁ T0 Bus S Memory unit Address Read AR LD PC , INR IR LD Clock

Common bus

DETERMINE THE TYPE OF INSTRUCTION




REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1$, I = 0
- Register Ref. Instr. is specified in b₀ ~ b₁₁ of IR
- Execution starts with timing signal T₃

 $r = D_7 I'T_3 => Register Reference Instruction B_i = IR(i), i=0,1,2,...,11$



Control

MEMORY REFERENCE INSTRUCTIONS

| Symbol | Operation Decoder | Symbolic Description |
|--------|----------------------|--|
| AND | D_{o} | $AC \leftarrow AC \land M[AR]$ |
| ADD | D₁ | $AC \leftarrow AC + M[AR], E \leftarrow C_{out}$ |
| LDA | D_{2}^{T} | AC ← M[AR] |
| STA | D_3 | M[AR] ← AC |
| BUN | D_4 | PC ← AR |
| BSA | D_{5}^{T} | $M[AR] \leftarrow PC, PC \leftarrow AR + 1$ |
| ISZ | D_6 | M[AR] ← M[AR] + 1, if M[AR] + 1 = 0 then PC ← PC+1 |

- The effective address of the instruction is in AR and was placed there during timing signal T_2 when I = 0, or during timing signal T_3 when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T₄

AND to AC

 D_0T_4 : DR \leftarrow M[AR] Read operand

 D_0T_5 : AC \leftarrow AC \wedge DR, SC \leftarrow 0 AND with AC

ADD to AC

 D_1T_4 : DR \leftarrow M[AR] Read operand

 D_1T_5 : AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0 Add to AC and store carry in \leftarrow

MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC

 D_2T_4 : DR \leftarrow M[AR]

 D_2T_5 : AC \leftarrow DR, SC \leftarrow 0

STA: Store AC


 D_3T_4 : M[AR] \leftarrow AC, SC \leftarrow 0

BUN: Branch Unconditionally

 D_4T_4 : PC \leftarrow AR, SC \leftarrow 0

BSA: Branch and Save Return Address

 $M[AR] \leftarrow PC, PC \leftarrow AR + 1$



itacture Spring 2020 ALIT Tobrar

Memory

MEMORY REFERENCE INSTRUCTIONS

BSA:

 D_5T_4 : M[AR] \leftarrow PC, AR \leftarrow AR + 1


 D_5T_5 : PC \leftarrow AR, SC \leftarrow 0

ISZ: Increment and Skip-if-Zero

 D_6T_4 : DR \leftarrow M[AR] D_6T_5 : DR \leftarrow DR + 1

 D_6T_6 : M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0

FLOWCHART for MEMORY REFERENCE INSTRUCTIONS



to be continued