

Computer Architecture

Spring 2020

Hamed Farbeh

farbeh@aut.ac.ir

Department of Computer Engineering

Amirkabir University of Technology


BASIC COMPUTER ORGANIZATION AND DESIGN



Outlines

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

COMPLETE COMPUTER DESCRIPTION



COMPLETE COMPUTER DESCRIPTION

Microoperations

```
Fetch
                          R'T₀:
                                                 AR ← PC
                          R′T₁:
                                                 IR \leftarrow M[AR], PC \leftarrow PC + 1
                          R'T_2:
                                                 D0, ..., D7 ← Decode IR(12 ~ 14),
Decode
                                                              AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)
                          D_7'IT_3:
                                                 AR ← M[AR]
Indirect
Interrupt
      T_0'T_1'T_2'(IEN)(FGI + FGO):
                                                 R ← 1
                                                 AR \leftarrow 0, TR \leftarrow PC
                          RT₀:
                                                 M[AR] \leftarrow TR, PC \leftarrow 0
                          RT₁:
                                                 PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
                          RT<sub>2</sub>:
Memory-Reference
  AND
                          D_0T_4:
                                                 DR \leftarrow M[AR]
                                                 AC \leftarrow AC \land DR, SC \leftarrow 0
                          D_0T_5:
  ADD
                          D_1T_4:
                                                 DR ← M[AR]
                                                 AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
                          D_1T_5:
  LDA
                                                 DR \leftarrow M[AR]
                          D_2T_4:
                          D_2T_5:
                                                 AC \leftarrow DR. SC \leftarrow 0
   STA
                                                 M[AR] \leftarrow AC, SC \leftarrow 0
                          D_3T_4:
                                                 PC \leftarrow AR, SC \leftarrow 0
  BUN
                          D_4T_4:
   BSA
                                                 M[AR] \leftarrow PC, AR \leftarrow AR + 1
                          D_5T_4:
                                                 PC \leftarrow AR, SC \leftarrow 0
                          D_5T_5:
  ISZ
                          D_6T_4:
                                                 DR \leftarrow M[AR]
                          D_6T_5:
                                                 DR ← DR + 1
                                                 M[AR] \leftarrow DR, if (DR=0) then (PC \leftarrow PC + 1),
                          D_6T_6:
                                                 SC ← 0
```

COMPLETE COMPUTER DESCRIPTION

Microoperations

```
Register-Reference
                        D_7 I' T_3 = r
                                           (Common to all register-reference instr)
                                           (i = 0.1.2, ..., 11)
                        IR(i) = B_i
                                           SC ← 0
                         r:
                         rB<sub>11</sub>:
                                          AC ← 0
   CLA
   CLE
                         rB<sub>10</sub>:
                                          E ← 0
   CMA
                         rB<sub>9</sub>:
                                          AC ← AC'
   CME
                                           E ← E′
                         rB<sub>8</sub>:
                                          AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)
   CIR
                         rB<sub>7</sub>:
   CIL
                                           AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)
                         rB<sub>6</sub>:
   INC
                         rB<sub>5</sub>:
                                           AC \leftarrow AC + 1
   SPA
                         rB₄:
                                           If(AC(15) =0) then (PC \leftarrow PC + 1)
                                           If(AC(15) =1) then (PC \leftarrow PC + 1)
   SNA
                         rB<sub>3</sub>:
                                           If(AC = 0) then (PC \leftarrow PC + 1)
   SZA
                         rB<sub>2</sub>:
                                           If(E=0) then (PC \leftarrow PC + 1)
   SZE
                         rB₁:
   HLT
                         rB₀:
                                           S ← 0
Input-Output
                        D_7IT_3 = p
                                           (Common to all input-output instructions)
                        IR(i) = B_i
                                           (i = 6,7,8,9,10,11)
                                           SC ← 0
                         p:
   INP
                         pB<sub>11</sub>:
                                           AC(0-7) \leftarrow INPR, FGI \leftarrow 0
  OUT
                         pB<sub>10</sub>:
                                           OUTR \leftarrow AC(0-7), FGO \leftarrow 0
                                           If(FGI=1) then (PC \leftarrow PC + 1)
   SKI
                         pB<sub>9</sub>:
                                           If(FGO=1) then (PC \leftarrow PC + 1)
   SKO
                         pB<sub>8</sub>:
   ION
                                           IEN ← 1
                         pB_7:
   IOF
                                           IEN ← 0
                         pB<sub>6</sub>:
```

DESIGN OF BASIC COMPUTER (BC)

Hardware Components of BC

A memory unit: 4096 x 16.

Registers:

AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC

Flip-Flops(Status):

I, S, E, R, IEN, FGI, and FGO

Decoders: a 3x8 Opcode decoder

a 4x16 timing decoder

Common bus: 16 bits

Control logic gates:

Adder and Logic circuit: Connected to AC

Control Logic Gates

- Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- S₂, S₁, S₀ Controls to select a register for the bus
- AC, and Adder and Logic circuit


CONTROL OF REGISTERS AND MEMORY

Address Register; AR

Scan all of the register transfer statements that change the content of AR:

```
\begin{array}{lll} R'T_0\colon & \mathsf{AR} \leftarrow \mathsf{PC} & \mathsf{LD}(\mathsf{AR}) \\ R'T_2\colon & \mathsf{AR} \leftarrow \mathsf{IR}(0\text{-}11) & \mathsf{LD}(\mathsf{AR}) \\ \mathsf{D'}_7\mathsf{IT}_3\colon & \mathsf{AR} \leftarrow \mathsf{M}[\mathsf{AR}] & \mathsf{LD}(\mathsf{AR}) \\ \mathsf{RT}_0\colon & \mathsf{AR} \leftarrow \mathsf{0} & \mathsf{CLR}(\mathsf{AR}) \\ \mathsf{D}_5\mathsf{T}_4\colon & \mathsf{AR} \leftarrow \mathsf{AR} + \mathsf{1} & \mathsf{INR}(\mathsf{AR}) \end{array}
```

LD(AR) = R'T₀ + R'T₂ + D'₇IT₃ CLR(AR) = RT₀ INR(AR) = D₅T₄



CONTROL OF FLAGS


IEN: Interrupt Enable Flag

pB₇: IEN \leftarrow 1 (I/O Instruction)


 pB_6 : IEN $\leftarrow 0$ (I/O Instruction)

 RT_2 : IEN \leftarrow 0 (Interrupt)

 $p = D_7IT_3$ (Input/Output Instruction)



CONTROL OF COMMON BUS




x 1	x2	х3	х4	х5	х6	x7	S2	S 1	S0	selected register
0	0	0	0	0	0	0	0	0	0	none
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory

For AR

DESIGN OF ACCUMULATOR LOGIC

Circuits associated with AC




All the statements that change the content of AC

ĺ	D_0T_5 :	$AC \leftarrow AC \land DR$	AND with DR
I	D_1T_5 :	AC ← AC + DR	Add with DR
I	D_2T_5 :	AC ← DR	Transfer from DR
I	pB ₁₁ :	AC(0-7) ← INPR	Transfer from INPR
I	rB ₉ :	AC ← AC'	Complement
I	rB_7 :	$AC \leftarrow shr AC, AC(15) \leftarrow E$	Shift right
I	rB_6 :	$AC \leftarrow shl AC, AC(0) \leftarrow E$	Shift left
I	rB ₁₁ :	AC ← 0	Clear
I	rB ₅ :	AC ← AC + 1	Increment
ı	=		


CONTROL OF AC REGISTER

Gate structures for controlling the LD, INR, and CLR of AC



ALU (ADDER AND LOGIC CIRCUIT)

One stage of Adder and Logic circuit



End of Chapter 5 (Mano)