اشكان شكيبا (9931030)

پیش گزارش آزمایش نهم آزمایشگاه مدار های منطقی

```
module SR LATCH NAND(S BAR, R BAR, Q, Q BAR);
 input S BAR, R BAR;
 output Q, Q BAR;
 nand w1(Q, S BAR, Q BAR);
       w2 (Q BAR, R BAR, Q);
 endmodule;
module D LATCH(D, CLOCK, Q, Q BAR);
input D, CLOCK;
output Q, Q BAR;
wire D BAR, S BAR, R BAR;
not wl (D BAR, D);
nand w2 (R BAR, D BAR, CLOCK);
     w3 (S BAR, D, CLOCK);
SR LATCH NAND VERSION w3 (S BAR, R BAR, Q, Q BAR);
endmodule
   module FALLING DFF(D, CLOCK, Q, Q BAR);
   input D, CLOCK;
   output Q, Q BAR;
   wire Q_TEMP, Q_BAR_TEMP, CLOCK_BAR;
   not w1 (CLOCK BAR, CLOCK);
   D LATCH w2 (D, CLOCK, Q TEMP, Q TEMP BAR);
   D LATCH w3 (Q TEMP, CLOCK BAR, Q, Q BAR);
   endmodule
```

```
module CIRCUIT(A, B, CLOCK, Y, Z);
input A, B, CLOCK;
output Y, Z;
wire R, S, Q_BAR_1, Q_BAR_2, Y, Q2, D1, D2;
and w1(S, B, Q_BAR_2);
or w2(D1, S, A);
nor w3(D2, D1, Q_BAR1);

FALLING_DFF w3(D1, CLOCK, Y, Q_BAR_1);
FALLING_DFF w4(D2, CLOCK, Q2, Q_BAR_2);
and w5(R, Q_BAR_2, B);
or w6(Z, R, Q_BAR_1);
endmodule
```