



Computer Architecture

Spring 2020

Hamed Farbeh

farbeh@aut.ac.ir

Department of Computer Engineering

Amirkabir University of Technology

BASIC COMPUTER ORGANIZATION AND DESIGN



Outlines


- Instruction Codes
- Computer Registers
- Computer Instructions
- **Timing and Control**
- **Instruction Cycle**
- **Memory Reference Instructions**
- **Input-Output and Interrupt**
- **Complete Computer Description**
- **Design of Basic Computer**
- **Design of Accumulator Logic**

CONTROL UNIT

- **Control unit** (CU) of a processor translates from machine instructions to the control signals for the **microoperations** that implement them
- Control units are implemented in one of two ways
- **Hardwired** Control
 - CU is made up of sequential and combinational circuits to generate the control signals
- **Microprogrammed** Control
 - A control memory on the processor contains microprograms that activate the necessary control signals
- We will consider a **hardwired** implementation of the control unit for the Basic Computer

TIMING AND CONTROL


Control unit of Basic Computer



TIMING SIGNALS

- Generated by 4-bit sequence counter and 4×16 decoder
- The SC can be incremented or cleared.
- Example: $T_0, T_1, T_2, T_3, T_4, T_0, T_1, \dots$
Assume: At time T_4 , SC is cleared to 0 if decoder output D3 is active.

$D_3 T_4: SC \leftarrow 0$



INSTRUCTION CYCLE

- In Basic Computer, a machine instruction is executed in the following cycle:
 1. **Fetch** an instruction from memory
 2. **Decode** the instruction
 3. **Read** the effective **address** from memory if the instruction has an **indirect** address
 4. **Execute** the instruction
- After an instruction is executed, the cycle starts again at step 1, for the **next instruction**
- **Note:** Every **different** processor has its own (different) **instruction cycle**


FETCH and DECODE

- Fetch and Decode


T0: $AR \leftarrow PC$ ($S_0S_1S_2=010, T_0=1$)

T1: $IR \leftarrow M[AR], PC \leftarrow PC + 1$ ($S_0S_1S_2=111, T_1=1$)

T2: $D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$



DETERMINE THE TYPE OF INSTRUCTION



D'7IT3: AR ← M[AR]
 D'7IT3: Nothing
 D7IT3: Execute a register-reference instr.
 D7IT3: Execute an input-output instr.


REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1, I = 0$
- Register Ref. Instr. is specified in $b_0 \sim b_{11}$ of IR
- Execution starts with timing signal T_3

$r = D_7 I' T_3 \Rightarrow$ Register Reference Instruction
 $B_i = IR(i), i=0,1,2,\dots,11$

	$r:$	$SC \leftarrow 0$
CLA	$rB_{11}:$	$AC \leftarrow 0$
CLE	$rB_{10}:$	$E \leftarrow 0$
CMA	$rB_9:$	$AC \leftarrow AC'$
CME	$rB_8:$	$E \leftarrow E'$
CIR	$rB_7:$	$AC \leftarrow shr\ AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB_6:$	$AC \leftarrow shl\ AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB_5:$	$AC \leftarrow AC + 1$
SPA	$rB_4:$	if $(AC(15) = 0)$ then $(PC \leftarrow PC+1)$
SNA	$rB_3:$	if $(AC(15) = 1)$ then $(PC \leftarrow PC+1)$
SZA	$rB_2:$	if $(AC = 0)$ then $(PC \leftarrow PC+1)$
SZE	$rB_1:$	if $(E = 0)$ then $(PC \leftarrow PC+1)$
HLT	$rB_0:$	$S \leftarrow 0$ (S is a start-stop flip-flop)



MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D ₀	$AC \leftarrow AC \wedge M[AR]$
ADD	D ₁	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D ₂	$AC \leftarrow M[AR]$
STA	D ₃	$M[AR] \leftarrow AC$
BUN	D ₄	$PC \leftarrow AR$
BSA	D ₅	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D ₆	$M[AR] \leftarrow M[AR] + 1, \text{ if } M[AR] + 1 = 0 \text{ then } PC \leftarrow PC + 1$

- The effective address of the instruction is in AR and was placed there during timing signal T₂ when I = 0, or during timing signal T₃ when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T₄

AND to AC

D₀T₄: DR \leftarrow M[AR] Read operand
D₀T₅: AC \leftarrow AC \wedge DR, SC \leftarrow 0 AND with AC

ADD to AC

D₁T₄: DR \leftarrow M[AR] Read operand
D₁T₅: AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0 Add to AC and store carry in E

MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC

$D_2T_4: DR \leftarrow M[AR]$

$D_2T_5: AC \leftarrow DR, SC \leftarrow 0$

STA: Store AC

$D_3T_4: M[AR] \leftarrow AC, SC \leftarrow 0$


BUN: Branch Unconditionally

$D_4T_4: PC \leftarrow AR, SC \leftarrow 0$

BSA: Branch and Save Return Address


$M[AR] \leftarrow PC, PC \leftarrow AR + 1$

Memory, PC, AR at time T_4



Memory

Memory, PC after execution



Memory

MEMORY REFERENCE INSTRUCTIONS

BSA:

$D_5T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1$

$D_5T_5: PC \leftarrow AR, SC \leftarrow 0$


ISZ: Increment and Skip-if-Zero

$D_6T_4: DR \leftarrow M[AR]$

$D_6T_5: DR \leftarrow DR + 1$

$D_6T_6: M[AR] \leftarrow DR, \text{ if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$

FLOWCHART for MEMORY REFERENCE INSTRUCTIONS



to be continued