INTRODUCTION TO VHDL

Aniseh Dorostkar

VHDL Module


Libraries

Entity

Architecture

Configuration

```
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
ENTITY cmpl sig IS
   PORT (
      a, b, sel : IN BIT;
      x, y, z : OUT BIT
END ENTITY cmpl sig;
ARCHITECTURE logic OF empl sig IS
BEGIN
   -- simple signal assignment
  x <= (a AND NOT sel) OR (b AND sel);
   -- conditional signal assignment
   y <= a WHEN sel='0' ELSE b;
   -- selected signal assignment
  WITH sel SELECT
      z <= a WHEN '0',
           b WHEN '1',
           0' WHEN OTHERS;
END ARCHITECTURE logic;
CONFIGURATION cmpl_sig_conf OF cmpl_sig IS
        FOR logic
        END FOR;
END CONFIGURATION cmpl sig conf;
```



VHDL Libraries

- library IEEE;
- use IEEE.std_logic_1164.all;
 - std_logic
 - Single-bit signals
 - std_logic_vector
 - Multi-bit signals
- use IEEE.std_logic_unsigned.all;
 - Overloaded operators
 - Conversion functions

Entity Declaration

```
ENTITY <entity_name> IS

Generic declarations

Port Declarations

END ENTITY <entity_name> ; (1076-1993 version)
```

```
ENTITY <entity_name> IS

GENERIC (
    CONSTANT tplh , tphl : time := 5 ns;
    -- Note Constant is assumed and is not required
    tphz, tplz : TIME := 3 ns;
    default_value : INTEGER := 1;
    cnt_dir : STRING := "up"
    );

Port Declarations
END ENTITY <entity_name>;
```

```
ENTITY <entity_name> IS
   Generic Declarations
PORT (
     SIGNAL clk, clr : IN BIT;
     --Note: SIGNAL is assumed and is not required
     q : OUT BIT
     );
END ENTITY <entity_name> ;
```

Generic Declaration

Port Declaration

Architecture

ARCHITECTURE <identifier> OF <entity_identifier> IS

```
-- examples of other possible declaration types not shown)

SIGNAL temp: INTEGER:= 1; -- signal declarations:=1 is default value optional

CONSTANT load: BOOLEAN:= true; --constant declarations

TYPE states IS ( S1, S2, S3, S4 ); --type declarations

--Component declarations (discussed later)

--Subtype declarations (discussed later)

--Attribute declarations

--Attribute specifications

--Subprogram declarations

--Subprogram body
```

BEGIN

```
Process statements
Concurrent procedural calls
Concurrent signal assignment
Component instantiation statements
Generate statements
```

END ARCHITECTURE <identifier>;

VHDL Data Types

- Bit
 - 2 logic value system ('0' or '1')
 - SIGNAL a : BIT;
- Bit_Vector
 - Array of bits "00", "01", "10", ...
 - SIGNAL temp: BIT_VECTOR (3 DOWNTO 0);
 - SIGNAL temp : BIT_VECTOR (0 TO 3);
- Boolean
 - FALSE or TRUE
- Time
 - integer includes units of time: fs, ps, ns, us, ms, ...
- Integer
 - Possitive and negative values in decimal
 - SIGNAL int_temp : INTEGER ; 32-bits number
 - SIGNAL int_tmp: INTEGER 0 RANGE 255; -- 8 bits number

- Positive
 - Integer with range 0 to 2^{32}
- Natural
 - Integer with range 1 to 2³²
- Real
 - Double-precision floating point numbers
- Character
 - 'a', 'b', '1', '2', ...
- String
 - Array of Characters
- Enumeration Type
 - User defined
 - Type State IS {s0, s1, s2};

IEEE 1164 Standard Logic

- Type STD_LOGIC
 - 9-Valued Logic System
 - 'U' Uninitialized
 - 'X' Forcing Unknown
 - '0' Forcing 0
 - '1' Forcing 1
 - 'Z' High Impedance
 - 'W' Weak Unknown
 - 'L' Weak 0
 - 'H' Weak 1
 - '-' Don't Care

VHDL Operators

Operator Type		Operator Name/Symbol	Priority
Logical		NOT AND OR NAND NOR XOR XNOR(1)	Low
Relational		= /= < <= > >=	
Shifting (1) (2)		SLL SRL SLA SRA ROL ROR	
	Addition & Sign	+ -	
Arithmetic	Concatenation	&	
	Multiplication	* / MOD REM	_
Miscellaneous		** ABS	High


⁼ exponentiation abs = absolute value

⁽¹⁾ Not supported in VHDL '87
(2) Supported in NUMERIC_STD package for SIGNED/UNSIGNED data types

Component Declaration

□ Component Declaration


□ Component Instantiation




TestBench

- To simulate your design you need to produce an additional ENTITY and ARCHITECTURE design.
 - Usually referred to as a TEST BENCH
 - Not hardware, just additional VHDL!

```
library ieee;
       use ieee.std logic 1164.all;
       -- Entity of TestBench
    F entity decoder_tb is
       end entity decoder tb;
     marchitecture test of decoder the is
10
       -- Component Declaration for the Unit Under Test (UUT)
11
     Component Decoder vec is
12
     port (
       input: in std logic vector(2 downto 0);
13
       output: out std logic vector (7 downto 0)
14
15
      -):
16
       end component;
17
18
       -- Inputs
19
       signal i :std logic vector(2 downto 0);
20
       --Outputs
       signal o : std logic vector (7 downto 0);
21
22
23
       begin
24
       -- Instantiate the Unit Under Test (UUT)
25
       dec:Decoder vec port map ( input => i, output => o);
26
     i <= "000", "001" after 100 ns, "101" after 200 ns;
       end test;
```



Synthesis



Sequential Statements Process

Processes are Synthesizable

Syntax: [<process_name>:] process (<sensitive signals>) variable declarations constant declarations ... Begin Statements ... end process;

Example:

```
output_process: process(flag_signal)
begin

if flag_signal = '1' then
output_vector <= "010;"
else
output_vector <= "101;"
end if;
end process;</pre>
```

Sequential Statements If statement

```
Syntax:
if <condition> then
statements
...
[
elsif <condition> then
statements
...
Else
Statements
...
]
endif;
```

```
Examples:
    if boolean_v then
    output_1 <= '1';
    end if

if condition_v_1 = '1' then
    out_vector <= "001"
    elsif condition_v_2 = '1' then
    out_vector <= "110"
    ...

Else
    out_vector <= "000"
    end if;</pre>
```

The if statement is generally Synthesizable.


Positive edge-triggered D flip-flop.

DFF with Asynchronous clear

```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
ENTITY dff aclr IS
   PORT (
      d, clk, clr : IN std logic;
      q : OUT std logic
END ENTITY dff aclr;
ARCHITECTURE rtl OF dff aclr IS
BEGIN
   PROCESS (clk, clr)
   BEGIN
      IF clr = '0' THEN
         q <= '0';
      ELSIF rising edge(clk) THEN
         q <= d;
      END IF;
   END PROCESS;
END ARCHITECTURE rtl;
```

DFF with Synchronous clear

```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
ENTITY dff sclr IS
   PORT (
      d, clk, clr : IN std logic;
      q : OUT std logic
END ENTITY dff sclr;
ARCHITECTURE rtl OF dff sclr IS
BEGIN
   PROCESS (clk)
   BEGIN
      IF rising edge (clk) THEN
         IF clr = '0' THEN 	←
            q <= '0';
         ELSE
            q <= d;
         END IF;
      END IF;
   END PROCESS;
END ARCHITECTURE rtl;
```



```
Falling_edge
Rising_edge
(clk'event and "clk==1")
(clk'event and "clk==0")
```

Sequential Statements Case Statements

Syntax:

The CASE statement is generally Synthesizable

Examples:

```
case scancode is
when x"14" =>
    integer_signal <= 1;
when x"18" =>
    integer_signal <= 2;
when x"19" | x"20" | x"21" =>
    integer_signal <= 3;
when others =>
    integer_signal <= 0;
end case;</pre>
```

Sequential Statements For loop Statements

Syntax:

```
for parameter in range loop
        sequential
statements;
...
end loop;
```

Example

```
process (A)
Begin
Z <= "0000";
for i in o to 3 loop
if (A = i) then
Z(i) <= '1';
end if;
end loop;
end process;
```

The for loop is supported for synthesis, providing:

1.the loop range is static (i.e. implies a definite number of iterations), and

2.the loop contains no wait statements.

Sequential Statements while loop Statements

Syntax:


```
while condition loop
     sequential statements;
...
end loop;
```

While is supported by some logic synthesis tools, with certain restrictions

Example


```
process (A)
   variable I :integer range 0 to 4;
begin
   Z <= "0000";
   I := 0;
   while (I <= 3) loop
        if (A = I) then
        Z(I) <= '1';
        end if;
        I := I + 1;
end loop;
end process;</pre>
```

Mealy State Machine to detect 0010 or 0001



31	mealy_process : process(present_state , input)	
32	begin	
33	case present_state is	
34	when s0=>	
35	if (input = '1') then	
36	next_state <= s0;	
37	detected <= '0';	
38	else	
39	next_state <= sl	;
40	detected <= '0';	
41	end if;	
42	when sl=>	
43	if (input = 'l') then	
44	next_state <= s0;	
45	detected <= '0';	
46	else	
47	next_state <= s2;	
48	detected <= '0';	
49	end if;	
50	when s2=>	
51	if (input = '1') then	
52	next_state <= s4;	
53	detected <= '0';	
54	□ else	
55	next_state <= s3;	
56	detected <= '0';	
57	end if;	
58		
59		
60	when others=>	
61	<pre>next_state <= s0;</pre>	
62	detected <= '0';	/
63	end case;	(
64	end process mealy_process;	
65	end mealy_behav;	


Dotata	Next state		detected	
P_state	X=O	X=1	X=0	X=1
s0	s1	s0	0	0
s1	s2	s0	0	0
s2	s3	s4	0	0
s3	s3	s4	0	1
S4	s1	s0	1	0




Moore State Machine to detect 0010 or

0001

```
library IEEE;
       use IEEE.STD LOGIC 1164.ALL;
     mentity moore 1101 detector is
     port (
       input : in std logic ;
       clk : in std logic;
       rst : in std logic;
       detected : out std logic
       end moore 1101 detector;
10
11
12
     architecture moore 1101 behav of moore 1101 detector is
       type states is (s0, s1 , s2, s3, s4, s5, s6);
13
14
       signal present state : states := s0;
15
      signal next state : states := s0;
     □ begin
16
17
18
     clock process : process(clk)
19
       begin
20
               if (clk'event and clk = 'l') then
                        if (rst = '0') then
22
                                present_state <= s0;</pre>
23
                       else
24
                        present state <= next state;</pre>
25
               end if;
26
               end if:
       end process clock process;
```



D ototo	Next	detecte	
P_state	X=0	X=1	d
s0	s1	01	0
s1	s2	s0	0
s2	s4	s0	0
s3	s3	s5	0
s4	s0	s6	0
s5	s6	s0	1
s6	s2	s0	1




TestBench of sequential circuit

```
USE ieee.std logic 1164.ALL;
    ENTITY tb moore 1101 detector IS
    END tb moore 1101 detector;
    parchitecture test of tb_moore_1101_detector is
    component moore 1101 detector is
    port (
10
              input, clk, rst : in std logic;
11
              detected : out std logic
12
13
     end component;
     signal x in : std logic := '0';
     signal clk in : std logic := '0';
    signal rst in : std logic := '0';
    signal detect : std logic;
      constant clk period : time := 100 ns;
19
20
21
      uut: moore 1101 detector port map (input => x in, clk => clk in, rst => rst in, detected => detect);
22
23
         clk process : process
24
         begin
25
                      clk in <= '0';
26
                      wait for clk period/2;
                      clk_in <= '1';
27
28
                      wait for clk_period/2;
29
         end process;
30
31
         stim_proc: process
32
33
                      rst in <='0';
34
                      wait for clk period;
35
                      rst in <='1';
                      wait for clk period;
37
                      --0001101010110111011
38
                      x in<= '0';
39
                      wait for clk period;
40
                      x in<= '0';
41
                      wait for clk_period;
42
      end test;
```

ROM in VHDL

```
LIBRARY IEEE;
      USE IEEE.std logic 1164.ALL;
      USE IEEE.std logic unsigned.ALL;
      USE IEEE.std logic arith.all;
      -- USE IEEE.numeric std.ALL:
     E entity ROM2 is
     generic (
      W1 : integer := 8; -- number of word bit
      D: integer := 4; -- address bit
10
      C: integer := 16 -- number of word
11
12
     port (
13
               clk : in std logic;
14
               addr : in std logic vector (D-1 downto 0);
15
               data out : out std logic vector(W1-1 downto 0));
16
       end ROM2;
17
      architecture ROM arch of ROM2 is
18
      type mem type is array (C-1 downto 0) of std logic vector (W1-1 downto 0);
19
      constant ROM block : mem type := ( "00111000",
20
                       "00000001",
21
                       "00000010",
22
                       "00000011",
23
                       "00000100",
24
                       "00000101",
25
                       "00000110",
26
                       "00000111",
27
                       "00001000",
28
                       "00001001",
29
                       "00001010",
30
                       "00001011",
31
                       "00001100",
32
                       "00001101",
33
                       "00001110",
                       "000001111");
34
35
     □ begin
36
      process (clk)
37
      begin
38
               if (rising edge(clk)) then
39
                       data_out <= ROM_block(conv_integer(addr));
40
      end if;
41
      end process;
42
      end architecture ROM arch;
43
```



Concatenate signals

```
    Signal S: std_logic_vector (3 downto 0) := "1010";
    Signal C: std_logic := '1';
    A_1 <= '0' & C & S(3 downto 1) & "01"; -- A <= "0110101"</li>
```

Convertion Data type

■ The **library:numeric_std** package in the **ieee** library

