

IfElseIfElse

Design Description



ashok

IfElseIfElse: Design Description

by ashok

Published 10-Feb-2021 20:05:14

Copyright © 2021

For Internal Distribution Only

Table of Contents

Chapter 1. Model Version.....	1
Chapter 2. Root System.....	2
Interface.....	2
Input Signals.....	2
Blocks.....	2
Parameters.....	2
Block Execution Order.....	4
Chapter 3. Subsystems.....	5
If Action Subsystem.....	5
Interface.....	5
Blocks.....	6
Block Execution Order.....	7
If Action Subsystem1.....	7
Interface.....	7
Blocks.....	8
Block Execution Order.....	9
If Action Subsystem2.....	9
Interface.....	10
Blocks.....	10
Block Execution Order.....	12
Chapter 4. Requirements.....	13
Chapter 5. System Model Configuration.....	14
Chapter 6. Glossary.....	40
Chapter 7. About this Report.....	41
Report Overview.....	41
Root System Description.....	41
Subsystem Descriptions.....	42
State Chart Descriptions.....	42

Chapter 1. Model Version


Version: 1.2

Last modified: Wed Feb 10 19:04:46 2021

Checksum: 2985111069 3164705101 417214118 1292974330

Chapter 2. Root System

Figure 2.1. IfElseIfElse



Interface

Input Signals

Table 2.1.

Description:

Data Type: double

Width: 1

Dimensions: [1 1]

Blocks

Parameters

"From" (From)

Table 2.2. "From" Parameters

Parameter	Value
Goto tag	A

Parameter	Value
Icon display	Tag

"From1" (From)

Table 2.3. "From1" Parameters

Parameter	Value
Goto tag	A
Icon display	Tag

"From2" (From)

Table 2.4. "From2" Parameters

Parameter	Value
Goto tag	A
Icon display	Tag

"Goto" (Goto)

Table 2.5. "Goto" Parameters

Parameter	Value
Tag	A
Icon display	Tag
Tag visibility	local

"If" (If)

Table 2.6. "If" Parameters

Parameter	Value
Number of inputs	1
If expression (e.g. u1 ~= 0)	u1 < 60
Elseif expressions (comma-separated list, e.g. u2 ~= 0, u3(2) < u2)	u1 < 120
Show else condition	on
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1

"y" (Import)

Table 2.7. "y" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	[]
Maximum	[]
Data type	Inherit: auto

Block Execution Order


1. [If](#) (If)
 - 2. [If Action Subsystem](#)
 - 1. [In1](#) (Import)
 - 3. [If Action Subsystem1](#)
 - 1. [In1](#) (Import)
 - 4. [If Action Subsystem2](#)
 - 1. [In1](#) (Import)
 - 5. [Scope](#) (Scope)

Chapter 3. Subsystems

If Action Subsystem

Checksum: 3629809339 3221753724 2438868179 2739455973

Figure 3.1. IfElseIfElse/If Action Subsystem



Interface

Input Signals

The following tables describe external signals used to compute the subsystem's inputs. The name of the input signal is the name of the input port that accepts the signal. The number in angle brackets is the number of the input port. A dimension of [1 1] indicates a scalar signal.

Table 3.1.

Description:

Data Type: double

Width: 1

Dimensions: [1 1]

Output Signals

The following tables describe the signals output by this system. The name of the output signal is the name of the signal's parent block, i.e., the block that computes the signal. The number in angle brackets is the number of the port that emits the signal.

Table 3.2.

Description:

Data Type: double

Width: 1

Dimensions: [1 1]

Blocks

Parameters

"Action Port" (ActionPort)

Table 3.3. "Action Port" Parameters

Parameter	Value
States when execution is resumed	held
Propagate sizes of variable-size signals	Only when execution is resumed

"In1" (Import)

Table 3.4. "In1" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	[]
Maximum	[]
Data type	Inherit: auto

"Out1" (Outport)

Table 3.5. "Out1" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	[]
Maximum	[]
Data type	Inherit: auto
Lock output data type setting against changes by the fixed-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1

Parameter	Value
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	[]
MustResolveToSignalObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector parameters as 1-D	on


Block Execution Order

1. [In1](#) (Import)

If Action Subsystem1

Checksum: 3629809339 3221753724 2438868179 2739455973

Figure 3.2. IfElseIfElse/If Action Subsystem1



Interface

Input Signals

The following tables describe external signals used to compute the subsystem's inputs. The name of the input signal is the name of the input port that accepts the signal. The number in angle brackets is the number of the input port. A dimension of [1 1] indicates a scalar signal.

Table 3.6.

Description:

Data Type: double

Width: 1

Dimensions: [1 1]

Output Signals

The following tables describe the signals output by this system. The name of the output signal is the name of the signal's parent block, i.e., the block that computes the signal. The number in angle brackets is the number of the port that emits the signal.

Table 3.7.

Description:

Data Type: double

Width: 1

Dimensions: [1 1]

Blocks

Parameters

"Action Port" (ActionPort)

Table 3.8. "Action Port" Parameters

Parameter	Value
States when execution is resumed	held
Propagate sizes of variable-size signals	Only when execution is resumed

"In1" (Inport)

Table 3.9. "In1" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	[]
Maximum	[]
Data type	Inherit: auto

"Out1" (Outport)

Table 3.10. "Out1" Parameters


Parameter	Value
Port number	1
Icon display	Port number
Minimum	[]
Maximum	[]
Data type	Inherit: auto
Lock output data type setting against changes by the fixed-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	[]
MustResolveToSignalObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector parameters as 1-D	on

Block Execution Order

1. [In1](#) (Import)

If Action Subsystem2

Checksum: 3629809339 3221753724 2438868179 2739455973

Figure 3.3. IfElseIfElse/If Action Subsystem2

Interface

Input Signals

The following tables describe external signals used to compute the subsystem's inputs. The name of the input signal is the name of the input port that accepts the signal. The number in angle brackets is the number of the input port. A dimension of [1 1] indicates a scalar signal.

Table 3.11.

Description:
Data Type: double
Width: 1
Dimensions: [1 1]

Output Signals

The following tables describe the signals output by this system. The name of the output signal is the name of the signal's parent block, i.e., the block that computes the signal. The number in angle brackets is the number of the port that emits the signal.

Table 3.12.

Description:
Data Type: double
Width: 1
Dimensions: [1 1]

Blocks

Parameters

"Action Port" (ActionPort)

Table 3.13. "Action Port" Parameters

Parameter	Value
States when execution is resumed	held
Propagate sizes of variable-size signals	Only when execution is resumed

"In1" (Import)

Table 3.14. "In1" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	[]
Maximum	[]
Data type	Inherit: auto

"Out1" (Outport)

Table 3.15. "Out1" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	[]
Maximum	[]
Data type	Inherit: auto
Lock output data type setting against changes by the fixed-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held

Parameter	Value
Initial output	[]
MustResolveToSignalObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector parameters as 1-D	on

Block Execution Order

1. [In1](#) (Import)

Chapter 4. Requirements

IfElseIfElse does not contain requirements traceability links.

Chapter 5. System Model Configuration

Source: Model
Source Name: IfElseIfElse

Table 5.1. IfElseIfElse Configuration Set

Property	Value
Description	
Components	[IfElseIfElse Configuration Set.Components(1), IfElseIfElse Configuration Set.Components(2), IfElseIfElse Configuration Set.Components(3), IfElseIfElse Configuration Set.Components(4), IfElseIfElse Configuration Set.Components(5), IfElseIfElse Configuration Set.Components(6), IfElseIfElse Configuration Set.Components(7), IfElseIfElse Configuration Set.Components(8), IfElseIfElse Configuration Set.Components(9), IfElseIfElse Configuration Set.Components(10)]
Name	Configuration

Table 5.2. IfElseIfElse Configuration Set.Components(1)

Property	Value
Name	Solver
Description	
Components	
StartTime	0.0
StopTime	30
AbsTol	auto
AutoScaleAbsTol	on
FixedStep	0.1
InitialStep	auto
MaxOrder	5
ZcThreshold	auto
ConsecutiveZCsStepRelTol	$10*128*eps$
MaxConsecutiveZCs	1000
ExtrapolationOrder	4
NumberNewtonIterations	1
MaxStep	auto

Chapter 5. System Model Configuration

MinStep	auto
MaxConsecutiveMinStep	1
RelTol	1e-3
EnableMultiTasking	off
ConcurrentTasks	off
Solver	FixedStepDiscrete
SolverName	FixedStepDiscrete
SolverType	Fixed-step
SolverJacobianMethodControl	auto
ShapePreserveControl	DisableAll
ZeroCrossControl	UseLocalSettings
ZeroCrossAlgorithm	Nonadaptive
SolverResetMethod	Fast
PositivePriorityOrder	off
AutoInsertRateTranBlk	off
SampleTimeConstraint	Unconstrained
InsertRTBMode	Whenever possible
SampleTimeProperty	
DecoupledContinuousIntegration	off
MinimalZcImpactIntegration	off
ODENIntegrationMethod	ode3

Table 5.3. IfElseIfElse Configuration Set.Components(2)

Property	Value
Name	Data Import/Export
Description	
Components	
Decimation	1
ExternalInput	[t, y]
FinalStateName	xFinal
InitialState	xInitial
LimitDataPoints	off
MaxDataPoints	1000
LoadExternalInput	on
LoadInitialState	off
SaveFinalState	off
SaveOperatingPoint	off

SaveFormat	Dataset
SaveOutput	on
SaveState	off
SignalLogging	on
DSMLogging	on
InspectSignalLogs	off
SaveTime	on
ReturnWorkspaceOutputs	on
StateSaveName	xout
TimeSaveName	tout
OutputSaveName	yout
SignalLoggingName	logsout
DSMLoggingName	dsmout
OutputOption	RefineOutputTimes
OutputTimes	[]
ReturnWorkspaceOutputsName	out
Refine	1
LoggingToFile	off
DatasetSignalFormat	timeseries
LoggingFileName	out.mat
LoggingIntervals	[-inf, inf]

Table 5.4. IfElseIfElse Configuration Set.Components(3)

Property	Value
Name	Optimization
Description	
Components	
BlockReduction	on
BooleanDataType	on
ConditionallyExecuteInputs	on
DefaultParameterBehavior	Tunable
InlineParams	off
UseDivisionForNetSlopeComputation	off
GainParamInheritBuiltInType	off
UseFloatMulNetSlope	off
DefaultUnderspecifiedDataType	double
UseSpecifiedMinMax	off

Chapter 5. System Model Configuration

InlineInvariantSignals	off
OptimizeBlockIOStorage	on
BufferReuse	on
GlobalBufferReuse	on
GlobalVariableUsage	None
StrengthReduction	off
AdvancedOptControl	
ExpressionFolding	on
BooleansAsBitfields	off
BitfieldContainerType	uint_T
BitwiseOrLogicalOp	Same as modeled
EnableMemcpy	on
MemcpyThreshold	64
PassReuseOutputArgsAs	Structure reference
PassReuseOutputArgsThreshold	12
LocalBlockOutputs	on
RollThreshold	5
StateBitsets	off
DataBitsets	off
ActiveStateOutputEnumStorageType	Native Integer
ZeroExternalMemoryAtStartup	on
ZeroInternalMemoryAtStartup	on
InitFltsAndDblsToZero	off
NoFixptDivByZeroProtection	off
EfficientFloat2IntCast	off
EfficientMapNaN2IntZero	on
LifeSpan	auto
EvaldLifeSpan	Inf
MaxStackSize	Inherit from target
BufferReusableBoundary	on
SimCompilerOptimization	off
AccelVerboseBuild	off
OptimizeBlockOrder	off
OptimizeDataStoreBuffers	on
BusAssignmentInplaceUpdate	on
DifferentSizesBufferReuse	off
UseRowMajorAlgorithm	off
OptimizationLevel	level2

OptimizationPriority	Balanced
OptimizationCustomize	on
LabelGuidedReuse	off
MultiThreadedLoops	off
DenormalBehavior	GradualUnderflow
EfficientTunableParamExpr	off

Table 5.5. IfElseIfElse Configuration Set.Components(4)

Property	Value
Name	Diagnostics
Description	
Components	
RTPrefix	error
ConsistencyChecking	none
ArrayBoundsChecking	none
SignalInfNanChecking	none
StringTruncationChecking	error
SignalRangeChecking	none
ReadBeforeWriteMsg	UseLocalSettings
WriteAfterWriteMsg	UseLocalSettings
WriteAfterReadMsg	UseLocalSettings
AlgebraicLoopMsg	warning
ArtificialAlgebraicLoopMsg	warning
SaveWithDisabledLinksMsg	warning
SaveWithParameterizedLinksMsg	warning
CheckSSInitialOutputMsg	on
UnderspecifiedInitializationDetection	Simplified
MergeDetectMultiDrivingBlocksExec	error
CheckExecutionContextRuntimeOutputMsg	off
SignalResolutionControl	UseLocalSettings
BlockPriorityViolationMsg	warning
MinStepSizeMsg	warning
TimeAdjustmentMsg	none
MaxConsecutiveZCsMsg	error
MaskedZcDiagnostic	warning
IgnoredZcDiagnostic	warning
SolverPrmCheckMsg	none

Chapter 5. System Model Configuration

InheritedTsInSrcMsg	warning
MultiTaskDSMMsg	error
MultiTaskCondExecSysMsg	error
MultiTaskRateTransMsg	error
SingleTaskRateTransMsg	none
TasksWithSamePriorityMsg	warning
SigSpecEnsureSampleTimeMsg	warning
CheckMatrixSingularityMsg	none
IntegerOverflowMsg	warning
Int32ToFloatConvMsg	warning
ParameterDowncastMsg	error
ParameterOverflowMsg	error
ParameterUnderflowMsg	none
ParameterPrecisionLossMsg	warning
ParameterTunabilityLossMsg	warning
FixptConstUnderflowMsg	none
FixptConstOverflowMsg	none
FixptConstPrecisionLossMsg	none
UnderSpecifiedDataTypeMsg	none
UnnecessaryDatatypeConvMsg	none
VectorMatrixConversionMsg	none
FcnCallInpInsideContextMsg	error
SignalLabelMismatchMsg	none
UnconnectedInputMsg	warning
UnconnectedOutputMsg	warning
UnconnectedLineMsg	warning
UseOnlyExistingSharedCode	error
SFcnCompatibilityMsg	none
FrameProcessingCompatibilityMsg	error
UniqueDataStoreMsg	none
BusObjectLabelMismatch	warning
RootOutportRequireBusObject	warning
AssertControl	UseLocalSettings
AllowSymbolicDim	on
ModelReferenceIOMsg	none
ModelReferenceVersionMismatchMessage	none
ModelReferenceIOMismatchMessage	none
UnknownTsInhSupMsg	warning

Chapter 5. System Model Configuration

ModelReferenceDataLoggingMessage	warning
ModelReferenceSymbolNameMessage	warning
ModelReferenceExtraNoncontSigs	error
StateNameClashWarn	none
OperatingPointInterfaceChecksumMismatchMsg	warning
NonCurrentReleaseOperatingPointMsg	error
PregeneratedLibrarySubsystemCodeDiagnostic	warning
InitInArrayFormatMsg	warning
StrictBusMsg	ErrorLevel1
BusNameAdapt	WarnAndRepair
NonBusSignalsTreatedAsBus	none
SFUnusedDataAndEventsDiag	warning
SFUnexpectedBacktrackingDiag	error
SFInvalidInputDataAccessInChartInitDiag	warning
SFNoUnconditionalDefaultTransitionDiag	error
SFTransitionOutsideNaturalParentDiag	warning
SFUnreachableExecutionPathDiag	warning
SFUndirectedBroadcastEventsDiag	warning
SFTransitionActionBeforeConditionDiag	warning
SFOutputUsedAsStateInMooreChartDiag	error
SFTemporalDelaySmallerThanSampleTimeDiag	warning
SFSelfTransitionDiag	warning
SFExecutionAtInitializationDiag	warning
SFMachineParentedDataDiag	warning
IntegerSaturationMsg	warning
AllowedUnitSystems	all
UnitsInconsistencyMsg	warning
AllowAutomaticUnitConversions	on
RCSCRenamedMsg	warning
RCSCObservableMsg	warning
ForceCombineOutputUpdateInSim	off
UnderSpecifiedDimensionMsg	none
DebugExecutionForFMUViaOutOfProcess	off
ArithmeticOperatorsInVariantConditions	error

Table 5.6. IfElseIfElse Configuration Set.Components(5)

Property	Value

Chapter 5. System Model Configuration

Name	Hardware Implementation
Description	
Components	
ProdBitPerChar	8
ProdBitPerShort	16
ProdBitPerInt	32
ProdBitPerLong	32
ProdBitPerLongLong	64
ProdBitPerFloat	32
ProdBitPerDouble	64
ProdBitPerPointer	64
ProdBitPerSizeT	64
ProdBitPerPtrDiffT	64
ProdLargestAtomicInteger	Char
ProdLargestAtomicFloat	Float
ProdIntDivRoundTo	Zero
ProdEndianess	LittleEndian
ProdWordSize	64
ProdShiftRightIntArith	on
ProdLongLongMode	off
ProdHWDeviceType	Intel->x86-64 (Windows64)
TargetBitPerChar	8
TargetBitPerShort	16
TargetBitPerInt	32
TargetBitPerLong	32
TargetBitPerLongLong	64
TargetBitPerFloat	32
TargetBitPerDouble	64
TargetBitPerPointer	32
TargetBitPerSizeT	32
TargetBitPerPtrDiffT	32
TargetLargestAtomicInteger	Char
TargetLargestAtomicFloat	None
TargetShiftRightIntArith	on
TargetLongLongMode	off
TargetIntDivRoundTo	Undefined
TargetEndianess	Unspecified
TargetWordSize	32

Chapter 5. System Model Configuration

TargetPreprocMaxBitsSint	32
TargetPreprocMaxBitsUint	32
TargetHWDeviceType	Specified
TargetUnknown	off
ProdEqTarget	on
UseEmbeddedCoderFeatures	on
UseSimulinkCoderFeatures	on
HardwareBoardFeatureSet	EmbeddedCoderHSP

Table 5.7. IfElseIfElse Configuration Set.Components(6)

Property	Value
Name	Model Referencing
Description	
Components	
UpdateModelReferenceTargets	IfOutOfDateOrStructuralChange
EnableRefExpFcnMdlSchedulingChecks	on
CheckModelReferenceTargetMessage	error
EnableParallelModelReferenceBuilds	off
ParallelModelReferenceErrorOnInvalidPool	on
ParallelModelReferenceMATLABWorkerInit	None
ModelReferenceNumInstancesAllowed	Multi
PropagateVarSize	Infer from blocks in model
ModelDependencies	
ModelReferencePassRootInputsByReference	on
ModelReferenceMinAlgLoopOccurrences	off
PropagateSignalLabelsOutOfModel	on
SupportModelReferenceSimTargetCustomCode	off

Table 5.8. IfElseIfElse Configuration Set.Components(7)

Property	Value
Name	Simulation Target
Description	
Components	
SimCustomSourceCode	
SimCustomHeaderCode	
SimCustomInitializer	

Chapter 5. System Model Configuration

SimCustomTerminator	
SimReservedNameArray	
SimUserSources	
SimUserIncludeDirs	
SimUserLibraries	
SimUserDefines	
SFSimEnableDebug	off
SFSimEcho	on
SimCtrlC	on
SimIntegrity	on
SimUseLocalCustomCode	on
SimParseCustomCode	on
SimAnalyzeCustomCode	off
SimBuildMode	sf_incremental_build
SimGenImportedTypeDefs	off
CompileTimeRecursionLimit	50
EnableRuntimeRecursion	on
MATLABDynamicMemAlloc	on
MATLABDynamicMemAllocThreshold	65536
CustomCodeFunctionArrayLayout	
DefaultCustomCodeFunctionArrayLayout	NotSpecified
CustomCodeUndefinedFunction	FilterOut

Table 5.9. IfElseIfElse Configuration Set.Components(8)

Property	Value
Name	Code Generation
Description	
SystemTargetFile	grt.tlc
HardwareBoard	None
ShowCustomHardwareApp	off
ShowEmbeddedHardwareApp	off
TLCOptions	
GenCodeOnly	off
MakeCommand	make_rtw
GenerateMakefile	on
PackageGeneratedCodeAndArtifacts	off
PackageName	

Chapter 5. System Model Configuration

TemplateMakefile	grt_default_tmf
PostCodeGenCommand	
GenerateReport	off
RTWVerbose	on
RetainRTWFile	off
ProfileTLC	off
TLCDebug	off
TLCCoverage	off
TLCAssert	off
RTWUseLocalCustomCode	on
RTWUseSimCustomCode	off
CustomSourceCode	
CustomHeaderCode	
CustomInclude	
CustomSource	
CustomLibrary	
CustomDefine	
CustomBLASCallback	
CustomLAPACKCallback	
CustomFFTCallback	
CustomInitializer	
CustomTerminator	
Toolchain	Automatically locate an installed toolchain
BuildConfiguration	Faster Builds
CustomToolchainOptions	
IncludeHyperlinkInReport	off
LaunchReport	off
PortableWordSizes	off
GenerateErtSFunction	off
CreateSILPILBlock	None
CodeExecutionProfiling	off
CodeExecutionProfileVariable	executionProfile
CodeProfilingSaveOptions	SummaryOnly
CodeProfilingInstrumentation	off
CodeCoverageSettings	IfElseIfElse Configuration Set.Components(8).CodeCoverage Settings
SILDebugging	off
TargetLang	C

Chapter 5. System Model Configuration

IncludeERTFirstTime	off
GenerateTraceInfo	off
GenerateTraceReport	off
GenerateTraceReportSl	off
GenerateTraceReportSf	off
GenerateTraceReportEml	off
GenerateWebview	off
GenerateCodeMetricsReport	off
GenerateCodeReplacementReport	off
RTWCompilerOptimization	off
ObjectivePriorities	
RTWCustomCompilerOptimizations	
CheckMdlBeforeBuild	Off
Components	[IfElseIfElse Configuration Set.Components(8).Components(1), IfElseIfElse Configuration Set.Components(8).Components(2)]

Table 5.10. IfElseIfElse Configuration Set.Components(9)

Property	Value
Description	Simulink Coverage Configuration Component
Components	
Name	Simulink Coverage
CovEnable	off
CovScope	EntireSystem
CovIncludeTopModel	on
RecordCoverage	off
CovPath	/
CovSaveName	covdata
CovCompData	
CovMetricSettings	dwe
CovFilter	
CovHTMLOptions	
CovNameIncrementing	off
CovHtmlReporting	off
CovForceBlockReductionOff	on
CovEnableCumulative	on
CovSaveCumulativeToWorkspaceVar	off

Chapter 5. System Model Configuration

CovSaveSingleToWorkspaceVar	off
CovCumulativeVarName	covCumulativeData
CovCumulativeReport	off
CovSaveOutputData	on
CovOutputDir	slcov_output/\$ModelName\$
CovDataFileName	\$ModelName\$_cvdata
CovShowResultsExplorer	on
CovReportOnPause	on
CovModelRefEnable	off
CovModelRefExcluded	
CovExternalEMLEnable	on
CovSFcnEnable	on
CovBoundaryAbsTol	1.0000e-05
CovBoundaryRelTol	0.0100
CovUseTimeInterval	off
CovStartTime	0
CovStopTime	0
CovMetricStructuralLevel	Decision
CovMetricLookupTable	off
CovMetricSignalRange	off
CovMetricSignalSize	off
CovMetricObjectiveConstraint	off
CovMetricSaturateOnIntegerOverflow	off
CovMetricRelationalBoundary	off
CovLogicBlockShortCircuit	off
CovUnsupportedBlockWarning	on
CovHighlightResults	off
CovMcdcMode	Masking

Table 5.11. IfElseIfElse Configuration Set.Components(10)

Property	Value
Description	HDL Coder custom configuration component
Components	
Name	HDL Coder

Table 5.12. IfElseIfElse Configuration Set.Components(8).CodeCoverageSettings

Property	Value
TopModelCoverage	off
ReferencedModelCoverage	off
CoverageTool	None

Table 5.13. IfElseIfElse Configuration Set.Components(8).Components(1)

Property	Value
Name	Code Appearance
Description	
Components	
ForceParamTrailComments	off
GenerateComments	on
CommentStyle	Auto
IgnoreCustomStorageClasses	on
IgnoreTestpoints	off
MaxIdLength	31
ShowEliminatedStatement	off
OperatorAnnotations	off
SimulinkDataObjDesc	off
SFDataObjDesc	off
MATLABFcnDesc	off
MangleLength	1
SharedChecksumLength	8
CustomSymbolStrGlobalVar	\$R\$N\$M
CustomSymbolStrType	\$N\$R\$M_T
CustomSymbolStrField	\$N\$M
CustomSymbolStrFcn	\$R\$N\$M\$F
CustomSymbolStrFcnArg	rt\$I\$N\$M
CustomSymbolStrBlkIO	rtb_N\$M
CustomSymbolStrTmpVar	\$N\$M
CustomSymbolStrMacro	\$R\$N\$M
CustomSymbolStrUtil	\$N\$C
CustomSymbolStrEmxType	emxArray_M\$N
CustomSymbolStrEmxFcn	emx\$M\$N

CustomUserTokenString	
CustomCommentsFcn	
DefineNamingRule	None
DefineNamingFcn	
ParamNamingRule	None
ParamNamingFcn	
SignalNamingRule	None
SignalNamingFcn	
InsertBlockDesc	off
InsertPolySpaceComments	off
SimulinkBlockComments	on
BlockCommentType	BlockPathComment
StateflowObjectComments	off
MATLABSourceComments	off
EnableCustomComments	off
InternalIdentifier	Shortened
InlinedPrmAccess	Literals
ReqsInCode	off
UseSimReservedNames	off
ReservedNameArray	
EnumMemberNameClash	error

Table 5.14. IfElseIfElse Configuration Set.Components(8).Components(2)

Property	Value
Name	Target
Description	
Components	
IsERTTTarget	off
TargetLibSuffix	
TargetPreCompLibLocation	
GenFloatMathFcnCalls	NOT IN USE
TargetLangStandard	C99 (ISO)
CodeReplacementLibrary	None
UtilityFuncGeneration	Auto
MultiwordTypeDef	System defined
MultiwordLength	2048
DynamicStringBufferSize	256

Chapter 5. System Model Configuration

GenerateFullHeader	on
InferredTypesCompatibility	off
ExistingSharedCode	
GenerateSampleERTMain	off
GenerateTestInterfaces	off
ModelReferenceCompliant	on
ParMdlRefBuildCompliant	on
CompOptLevelCompliant	on
ConcurrentExecutionCompliant	on
IncludeMdlTerminateFcn	on
CombineOutputUpdateFcns	on
CombineSignalStateStructs	off
GroupInternalDataByFunction	off
SuppressErrorStatus	off
IncludeFileDelimiter	Auto
ERTCustomFileBanners	off
SupportAbsoluteTime	on
LogVarNameModifier	rt_
MatFileLogging	on
MultiInstanceERTCode	off
CodeInterfacePackaging	Nonreusable function
PurelyIntegerCode	off
SupportNonFinite	on
SupportComplex	on
SupportContinuousTime	on
SupportNonInlinedSFcns	on
RemoveDisableFunc	off
RemoveResetFunc	off
SupportVariableSizeSignals	off
ParenthesesLevel	Nominal
CastingMode	Nominal
ModelStepFunctionPrototypeControlCompliant	off
CPPClassGenCompliant	on
GRTInterface	off
GenerateAllocFcn	off
UseToolchainInfoCompliant	on
GenerateSharedConstants	on
LUTObjectStructOrderExplicitValues	Size,Breakpoints,Table

Chapter 5. System Model Configuration

LUTObjectStructOrderEvenSpacing	Size,Breakpoints,Table
ArrayLayout	Column-major
UnsupportedSFcnMsg	error
ERTHeaderFileRootName	\$R\$E
ERTSourceFileRootName	\$R\$E
ERTDataFileRootName	\$R_data
ExtMode	off
ExtModeStaticAlloc	off
ExtModeTesting	off
ExtModeStaticAllocSize	1000000
ExtModeTransport	0
ExtModeMexFile	ext_comm
ExtModeMexArgs	
ExtModeIntrfLevel	Level1
RTWCAPISignals	off
RTWCAPIParams	off
RTWCAPISates	off
RTWCAPIRootIO	off
GenerateASAP2	off
MultiInstanceErrorCode	Error

Table 5.15. HDL Coder

Property	Value
HDLSubsystem	IfElseIfElse
Workflow	Generic ASIC/FPGA
TargetPlatform	
ReferenceDesign	
ReferenceDesignPath	
CoeffPrefix	coeff
InputType	std_logic_vector
OutputType	Same as input type
ScalarizePorts	off
ScalarizePortsAtTop	off
CoeffMultipliers	Multiplier
ResetType	Asynchronous
FIRAdderStyle	linear
MultiplierInputPipeline	0

Chapter 5. System Model Configuration

MultiplierOutputPipeline	0
FoldingFactor	1
NumMultipliers	-1
OptimizeForHDL	off
TimingControllerPostfix	_tc
OptimizeTimingController	on
TimingControllerArch	default
CastBeforeSum	on
TCounterLimitCompOp	>=
CheckHDL	off
EnablePrefix	enb
ClockEnableInputPort	clk_enable
ClockEnableOutputPort	ce_out
ClockInputPort	clk
ClockEdge	Rising
ResetInputPort	reset
SimulatorFlags	
HDLCompileFilePostfix	_compile.do
HDLCompileInit	vlib %s\n
HDLCompileTerm	
HDLCompileVerilogCmd	vlog %s %s\n
HDLCompileVHDCmd	vcom %s %s\n
EnableForGenerateLoops	on
HDLMapFilePostfix	_map.txt
HDLMapSeparator	
HDLSimCmd	vsim -novopt %s.%s\n
HDLSimFilePostfix	_sim.do
HDLSimProjectFilePostfix	_init.do
HDLSimInit	onbreak resume\nonerror resume\n
HDLSimProjectCmd	project addfile %s\n
HDLSimProjectTerm	project compileall\n
HDLSimProjectInit	project new . %s work\n
HDLSimTerm	run -all\n
HDLSimViewWaveCmd	add wave sim:%s\n
HDLSynthTool	None
HDLSynthCmd	
HDLSynthFilePostfix	
HDLSynthInit	

Chapter 5. System Model Configuration

HDLSynthLibCmd	
HDLSynthLibSpec	
HDLSynthTerm	
ReservedWordPostfix	_rsvd
BlockGenerateLabel	_gen
VHDLLibraryName	work
UseSingleLibrary	off
VHDLArchitectureName	rtl
ClockProcessPostfix	_process
ComplexImagPostfix	_im
ComplexRealPostfix	_re
EntityConflictPostfix	_block
InstancePrefix	u_
InstancePostfix	
InstanceGenerateLabel	_gen
OutputGenerateLabel	outputgen
PackagePostfix	_pkg
SplitEntityArch	off
SplitEntityFilePostfix	_entity
SplitArchFilePostfix	_arch
VectorPrefix	vector_of_
ClockInputs	Single
TriggerAsClock	off
ConditionalizePipeline	off
InferControlPorts	off
UseRisingEdge	off
TargetDirectory	hdlsrc
TargetSubdirectory	Model
EDAScriptGeneration	on
AddInputRegister	on
AddOutputRegister	on
AddPipelineRegisters	off
PipelinePostfix	_pipe
InputPort	filter_in
OutputPort	filter_out
FracDelayPort	filter_fd
Name	filter
RemoveResetFrom	None

Chapter 5. System Model Configuration

ResetAssertedLevel	Active-high
ReuseAccum	off
ScaleWarnBits	3
SerialPartition	-1
DALUTPartition	-1
DARadix	2
CoefficientSource	Internal
CoefficientMemory	Registers
InputComplex	off
AddRatePort	off
InputDataType	
GenerateHDLCode	on
GenerateModel	on
GenerateTB	off
GenerateCEGenModel	off
ObfuscateGeneratedHDLCode	off
Traceability	off
ResourceReport	off
OptimizationReport	off
ErrorCheckReport	on
HDLGenerateWebview	off
IPCoreReport	off
Recommendations	off
RequirementComments	on
Backannotation	off
HierarchicalDistPipelining	off
PreserveDesignDelays	off
AcquireDesignDelaysForEMLOptimizations	off
ClockRatePipelining	on
CRPWithoutFlattening	on
UseCRPAlternativeStrategy	off
IncreaseCRPBudget	on
AdaptivePipelining	on
MinDelaysRequiredAtLocalMultirateOutput	1
ClockRatePipelineOutputPorts	off
CriticalPathEstimation	off
StaticLatencyPathAnalysis	off
optimizeserializer	on

Chapter 5. System Model Configuration

shareequalwl	on
sharedmulsign	Signed
MultiplierPromotionThreshold	0
RoutingFudgeFactor	0.5000
OptimizationCompatibilityCheck	off
NumCriticalPathsEstimated	1
CriticalPathEstimationFile	criticalPathEstimated
SLPAFile	staticLatPathAnalysis
SLPALoopsFile	staticLatLoops
SLPABackEdgeFile	staticLatLoopBackEdge
SLPAGMMMapMATFile	staticLatGMMMap
HardwarePipeliningCharacterizationFile	
HighlightFeedbackLoops	on
HighlightFeedbackLoopsFile	highlightFeedbackLoop
HighlightClockRatePipeliningDiagnostic	on
HighlightClockRatePipeliningFile	highlightClockRatePipelining
DistributedPipeliningBarriers	on
DistributedPipeliningBarriersFile	highlightDistributedPipeliningBarriers
BlocksWithNoCharacterizationFile	highlightCriticalPathEstimationOffendingBlocks
AXIStreamingTransformFeatureControl	off
AXIInterface512BitDataPortFeatureControl	off
SerializerRatioThreshold	8192
RetimingCP	off
RetimingCPFile	highlightRetimingCP
ClearHighlightingFile	clearhighlighting
FunctionallyEquivalentRetiming	on
DistributedPipeliningPriority	Numerical Integrity
RetimingDetails	on
CriticalPathDetails	off
SignalNamesMangling	off
GuidedRetiming	off
LatencyConstraint	0
ReduceMatchingDelays	on
OptimizationData	
CPGuidanceFile	
CPAnnotationFile	
HandleAtomicSubsystem	on
OptimizeMdlGen	on

Chapter 5. System Model Configuration

MulticyclePathInfo	off
MulticyclePathConstraints	off
FloatingPointTargetConfiguration	
GenerateTargetComps	on
NativeFloatingPoint	off
FPToleranceValue	1.0000e-07
FPToleranceStrategy	DEFAULT
nfpLatency	DEFAULT
nfpDenormals	DEFAULT
sschdlMatrixVectorProductEarlyElaborate	off
sschdlMatrixProductSumCustomLatency	-1
AlteraBackwardIncompatibleSinCosPipeline	off
FamilyDevicePackageSpeed	
ToolName	
SynthesisToolChipFamily	
SynthesisToolDeviceName	
SynthesisToolPackageName	
SynthesisToolSpeedValue	
SynthesisTool	
SynthesisProjectAdditionalFiles	
SimulationLibPath	
XilinxSimulatorLibPath	
AdderSharingMinimumBitwidth	0
MultiplierSharingMinimumBitwidth	0
MultiplyAddSharingMinimumBitwidth	0
ShareAdders	off
ShareMultipliers	on
ShareMultiplyAdds	on
ShareMATLABBlocks	on
ShareAtomicSubsystems	on
ShareFloatingPointIPs	on
PipelinedSharing	on
OptimizeCRPSharingRegisters	on
ClockRatePipeliningBudgetCheck	off
EnableFPGAWorkflow	off
FPGAWorkflowParameters	
GainMultipliers	Multiplier
ProductOfElementsStyle	linear

Chapter 5. System Model Configuration

UserComment	
CustomFileHeaderComment	
CustomFileFooterComment	
DateComment	on
SafeZeroConcat	on
SumOfElementsStyle	linear
TargetLanguage	VHDL
Oversampling	1
ClockRatePipeliningFraction	1
Verbosity	1
TestBenchName	filter_tb
MultifileTestBench	off
IgnoreDataChecking	0
TestBenchPostfix	_tb
TestBenchDataPostfix	_data
TestBenchStimulus	
TestBenchUserStimulus	
TestBenchFracDelayStimulus	
TestBenchCoeffStimulus	
TestBenchRateStimulus	
ForceClockEnable	on
MinimizeClockEnables	off
MinimizeGlobalResets	off
NoResetInitializationMode	InsideModule
NoResetInitScript	noresetinitscript.tcl
ComplexMulElaboration	MultiplyAddBlock
FlattenBus	off
TestBenchClockEnableDelay	1
ForceClock	on
ClockHighTime	5
ClockLowTime	5
HoldTime	2
InputDataInterval	0
ForceReset	on
ErrorMargin	4
HoldInputDataBetweenSamples	on
InitializeTestBenchInputs	off
ResetLength	2

Chapter 5. System Model Configuration

TestBenchReferencePostFix	_ref
GenerateValidationModel	off
RAMMappingThreshold	256
MapPipelineDelaysToRAM	off
RemoveRedundantCounters	on
ReplaceUnitDelayWithIntegerDelay	on
ConcatenateDelays	on
MergeDelaysOnFanouts	on
FoldDelaysToConstant	on
RAMArchitecture	WithClockEnable
InlineMATLABBlockCode	off
InlineHDLCode	off
MaskParameterAsGeneric	off
InlineSubsystems	on
StringTypeSupport	off
DeleteUnusedPorts	on
BalanceDelays	on
TargetFrequency	0
ExtraEffortMargin	1
MaxOversampling	Inf
MaxComputationLatency	1
MultiplierPartitioningThreshold	Inf
TreatDelayBalancingFailureAs	Error
TransformDelaysWithControlLogic	on
TransformNonZeroInitValDelay	on
DelayElaborationLimit	20
GenerateCoSimBlock	off
HDLCodeCoverage	off
GenerateHDLTestBench	on
GenerateCoSimModel	None
GenerateSVDPITestBench	None
SimulationTool	Mentor Graphics Modelsim
CoSimModelSetup	CosimBlockAndDut
SynthesisOnDirective	
SynthesisOffDirective	
LoopUnrolling	off
InlineConfigurations	on
UseAggregatesForConst	off

Chapter 5. System Model Configuration

UseVerilogTimescale	on
Timescale	`timescale 1 ns / 1 ns
VerilogFileExtension	.v
SystemVerilogFileExtension	.sv
VHDLFileExtension	.vhd
CodeGenerationOutput	GenerateHDLCode
GeneratedModelName	
GeneratedmodelNamePrefix	gm_
ValidationmodelNameSuffix	_vnl
UseDotLayout	off
ShowCodeGenPIR	off
SerializeModel	0
SerializeIO	0
AutoRoute	on
AutoPlace	on
InterBlkHorzScale	1.7000
InterBlkVertScale	1.2000
CustomDotPath	
HighlightAncestors	on
HighlightColor	cyan
InitializeBlockRAM	on
InitializeRealPort	off
MapVectorPortToStream	off
UseFileIOInTestBench	on
TurnkeyWorkflow	off
AlteraWorkflow	off
GenerateFILBlock	off
CoSimLibPostfix	_cosim
TestBenchInitializeInputs	off
MinimizeIntermediateSignals	off
GenerateCodeInfo	off
GatewayoutWithDTC	off
IncrementalCodeGenForTopModel	off
HDLWFSmartbuild	on
HDLCodingStandard	None
HDLCodingStandardCustomizations	
ReferenceDesignParameter	
HDLLintTool	None

Chapter 5. System Model Configuration

HDLLintInit	
HDLLintTerm	
HDLLintCmd	
ModulePrefix	
DetectBlackBoxNameCollision	Warning
PIRTB	on
PIRTC	off
EmitNetlist	off
UsePipelinedToolboxFunctions	on
savepirtoscript	off
ConcatenateHDLModules	off
AMS	off
ML2PIR	off
OptimBetweenMATLABAndSimulink	off
EnableTestpoints	off
TraceabilityStyle	Line Level
TreatRealsInGeneratedCodeAs	Error
EnumEncodingScheme	default
BuildToProtectModel	off
OptimizeConstants	on
OptimizeFixedPointConstants	off
StreamingMatrix	off
HDLDTO	off
UseArrangeSystem	off
TriggerAsClockWithoutSyncRegisters	off

Chapter 6. Glossary

Atomic Subsystem. A subsystem treated as a unit by an implementation of the design documented in this report. The implementation computes the outputs of all the blocks in the atomic subsystem before computing the next block in the parent system's block execution order (sorted list).

Block Diagram. A Simulink block diagram represents a set of simultaneous equations that relate a system or subsystem's inputs to its outputs as a function of time. Each block in the diagram represents an equation of the form $y = f(t, x, u)$ where t is the current time, u is a block input, y is a block output, and x is a system state (see the Simulink documentation for information on the functions represented by the various types of blocks that make up the diagram). Lines connecting the blocks represent dependencies among the blocks, i.e., inputs whose current values are the outputs of other blocks. An implementation of a design described in this document computes a root or atomic system's outputs at each time step by computing the outputs of the blocks in an order determined by block input/output dependencies.

Block Parameter. A variable that determines the output of a block along with its inputs, for example, the gain parameter of a Gain block.

Block Execution Order. The order in which Simulink evaluates blocks during simulation of a model. The block execution order determined by Simulink ensures that a block executes only after all blocks on whose outputs it depends are executed.

Checksum. A number that indicates whether different versions of a model or atomic subsystem differ functionally or only cosmetically. Different checksums for different versions of the same model or subsystem indicate that the versions differ functionally.

Design Variable. A symbolic (MATLAB) variable or expression used as the value of a block parameter. Design variables allow the behavior of the model to be altered by altering the value of the design variable.

Signal. A block output, so-called because block outputs typically vary with time.

Virtual Subsystem. A subsystem that is purely graphical, i.e., is intended to reduce the visual complexity of the block diagram of which it is a subsystem. An implementation of the design treats the blocks in the subsystem as part of the first nonvirtual ancestor of the virtual subsystem (see Atomic Subsystem).

Chapter 7. About this Report

Report Overview

This report describes the design of the IfElseIfElse system. The report was generated automatically from a Simulink model used to validate the design. It contains the following sections:

Model Version. Specifies information about the version of the model from which this design description was generated. Includes the model checksum, a number that indicates whether different versions of the model differ functionally or only cosmetically. Different checksums for different versions indicate that the versions differ functionally.

Root System. Describes the design's root system.

Subsystems. Describes each of the design's subsystems.

Design Variables. Describes system design variables, i.e., MATLAB variables and expressions used as block parameter values.

System Model Configuration. Lists the configuration parameters, e.g., start and stop time, of the model used to simulate the system described by this report.

Requirements. Shows design requirements associated with elements of the design model. This section appears only if the design model contains requirements links.

Glossary. Defines Simulink terms used in this report.

Root System Description

This section describes a design's root system. It contains the following sections:

Diagram. Simulink block diagram that represents the algorithm used to compute the root system's outputs.

Description. Description of the root system. This section appears only if the model's root system has a Documentation property or a Doc block.

Interface. Name, data type, width, and other properties of the root system's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the root system has input or output ports.

Blocks. This section has two subsections:

- **Parameters.** Describes key parameters of blocks in the root system. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, i.e., blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which blocks must be executed at each time step in order to ensure that each block's inputs are available when it executes.

State Charts. Describes state charts used in the root system. This section appears only if the root system contains Stateflow blocks.

Subsystem Descriptions

This section describes a design's subsystems. Each subsystem description contains the following sections:

Checksum. This section appears only if the subsystem is an atomic subsystem. The checksum indicates whether the version of the model subsystem used to generate this report differs functionally from other versions of the model subsystem. If two model checksums differ, the corresponding versions of the model differ functionally.

Diagram. Simulink block diagram that graphically represents the algorithm used to compute the subsystem's outputs.

Description. Description of the subsystem. This section appears only if the subsystem has a Documentation property or contains a Doc block.

Interface. Name, data type, width, and other properties of the subsystem's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the subsystem is atomic and has input or output ports.

Blocks. Blocks that this subsystem contains. This section has two subsections:

- **Parameters.** Key parameters of blocks in the subsystem. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which the subsystem's blocks must be executed at each time step in order to ensure that each block's inputs are available when the block executes .This section appears only if the subsystem is atomic. Note: in Acrobat(PDF) reports, the number in square brackets next to the block name is a hyperlink to the block parameter table. The number has no model significance.

State Charts. Describes state charts used in the subsystem. This section appears only if the root system contains Stateflow blocks.

State Chart Descriptions

This section describes the state machines used by Stateflow blocks to compute their outputs, i.e., Stateflow blocks. Each state machine description contains the following sections:

Chart. Diagram representing the state machine.

States. Describes the state machine's states. Each state description includes the state's diagram and diagrams and/or descriptions of graphical functions, Simulink functions, truth tables, and MATLAB functions parented by the state.

Chapter 7. About this Report

Transitions. Transitions between the state machine's states. Each transition description specifies the values of key transition properties. Appears only if a transition has properties that do not appear on the chart.

Junctions. Transition junctions. Each junction description specifies the values of key junction properties. Appears only if a junction has properties that do not appear on the chart.

Events. Events that trigger state transitions. Each event description specifies the values of key event properties.

Data. Data types and other properties of the Stateflow block's inputs, outputs, and other state machine data.

Targets. Executable implementations of the state machine used to compute the outputs of the corresponding Stateflow block.

MATLAB Supporting Functions. List of functions invoked by MATLAB functions defined in the chart.