## CS2052 Computer Architecture

Department of Computer Science and Engineering, University of Moratuwa

# Lab 4: Combinational Circuits

Student Index No : 190019B

Prepared By : Abinesh Thaventhirarajah

Prepared for : CS2052

Date of performance: 03/02/2021

Date of submission : 03/02/2021

## Contents

01. Introduction	3
02. 2 to 4 Decoder	3
Truth table 2 to 4 Decoder (with enable switch)	3
VHDL code for 2 to 4 Decoder (Decoder_2_to_4)	4
Elaborated Design View for 2 to 4 Decoder (RTL Schematic view)	5
Schematic Representation of the 2 to 4 Decoder	5
Behavioral Simulation Code for 2 to 4 Decoder (TB_Decoder_2_to_4)	6
Timing Diagram for 2 to 4 Decoder	7
03. 3 to 8 Decoder	8
Truth table for 3 to 8 Decoder	8
VHDL code for 3 to 8 Decoder (Decoder_3_to_8)	8
Elaborated Design View for 3 to 8 Decoder (RTL Schematic view)	10
Schematic Representation of the 3 to 8 Decoder	10
Behavioral Simulation Code for 3 to 8 Decoder (TB_Decoder_3_to_8)	11
Timing Diagram for 3 to 8 Decoder	13
04. 8 to 1 Multiplexer	13
VHDL code for 8 to 1 Multiplexer (Mux_8_to_1)	13
Elaborated Design View for 8 to 1 Multiplexer (RTL Schematic view)	15
Schematic Representation of the 8 to 1 Multiplexer	15
Behavioral Simulation Code for 8 to 1 Multiplexer (TB_Mux_8_to_1)	16
Timing Diagram for 8 to 1 Multiplexer	18
05. XDC (Xilinx Design Constraints) VHDL Code	18
06. Conclusions	19

#### 01. Introduction

A decoder converts binary data from n coded inputs to a maximum of 2n unique outputs. The decoder that we are going to build also has an enable pin/input. Enable input must be on for the decoder to function, otherwise we assume its outputs as a "disabled" output. A multiplex receives binary data from 2n lines and connect them to a single output line based on a given n-bit selection. We will also add an enable pin to the multiplexer.

In this lab we will design a decoder and a multiplexer. Decoders and multiplexers are 2 of the key components of a microprocessor. After completing the lab, we will be able to:

- design and develop a 3-to-8 decoder using schematics
- design and develop a 8-to-1 multiplexer using schematics
- verify their functionality via simulation and on the development board


### 02. 2 to 4 Decoder

Truth table 2 to 4 Decoder (with enable switch)


EN	A	В	D3	D2	D1	D0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Decoder 2 to 4 is
    Port ( I : in STD LOGIC VECTOR (1 downto 0);
            EN : in STD LOGIC;
            Y : out STD LOGIC VECTOR (3 downto 0));
end decoder 2 to 4;
architecture Behavioral of Decoder 2 to 4 is
begin
process(I,EN)
    begin
         if (EN='1') then
             case I is
                  when "00" \Rightarrow Y \Leftarrow "0001";
                  when "01" \Rightarrow Y \Leftarrow "0010";
                  when "10" \Rightarrow Y \iff "0100";
                  when "11" \Rightarrow Y \Leftarrow "1000";
                  when others => null;
              end case;
         end if;
end process;
end Behavioral;
```

#### Elaborated Design View for 2 to 4 Decoder (RTL Schematic view)



### Schematic Representation of the 2 to 4 Decoder




library IEEE; use IEEE.STD LOGIC 1164.ALL; entity TB Decoder 2 to 4 is -- Port (); end TB Decoder 2 to 4; architecture Behavioral of TB\_Decoder\_2\_to\_4 is component Decoder 2 to 4 is Port ( I : in STD LOGIC VECTOR (1 downto 0); EN : in STD LOGIC; Y : out STD LOGIC VECTOR (3 downto 0)); end component; --input bus signal I : STD\_LOGIC\_VECTOR(1 downto 0); --enable pin signal EN : STD LOGIC; --output bus signal Y : STD LOGIC VECTOR(3 downto 0); begin UUT : Decoder 2 to 4 PORT MAP(  $I \Rightarrow I$ EN => EN,

Y => Y);

```
process
    begin
         EN <= '1'; --Initial values
         I(0) <= '0';
         I(1) <= '0';
         WAIT FOR 100 ns;
         I(0) <= '1';
         I(1) <= '0';
         WAIT FOR 100 ns;
         I(0) <= '0';
         I(1) <= '1';
         WAIT FOR 100 ns;
         I(0) <= '1';
         I(1) <= '1';
         wait; -- will wait forever
    end process;
end Behavioral;
```

#### Timing Diagram for 2 to 4 Decoder



### 03. 3 to 8 Decoder

#### Truth table for 3 to 8 Decoder

Α	В	С	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

## VHDL code for 3 to 8 Decoder (Decoder\_3\_to\_8)

\_\_\_\_\_\_

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Decoder_3_to_8 is
    Port ( I : in STD_LOGIC_VECTOR (2 downto 0);
        EN : in STD_LOGIC;
        Y : out STD_LOGIC_VECTOR (7 downto 0));


end Decoder_3_to_8;

architecture Behavioral of Decoder_3_to_8 is
component Decoder_2_to_4
    port (
    I: in std_logic_vector(1 downto 0);
    EN: in std_logic;
    Y: out std_logic_vector(3 downto 0));
```


```
end component;
SIGNAL Y0, Y1 : std logic vector (3 downto 0);
begin
     Decoder_2_to_4_0 : decoder_2_to_4
          port map (
          I(1 \text{ downto } 0) \Rightarrow I(1 \text{ downto } 0),
          EN => EN
          Y(3 \text{ downto } 0) => Y0(3 \text{ downto } 0));
     Decoder 2 to 4 1 : decoder 2 to 4
          port map (
          I(1 \text{ downto } 0) \Rightarrow I(1 \text{ downto } 0),
          EN => EN,
          Y(3 \text{ downto } 0) \Rightarrow Y1(3 \text{ downto } 0);
     Y(0) \le Y0(0) AND (NOT I(2));
     Y(1) \le Y(1) = Y(1) = Y(1) = Y(1)
     Y(2) \le Y(2) = Y(2) = X(2) = X(2)
     Y(3) \le Y(3) = Y(3) = X(3) = X(3)
     Y(4) \le Y1(0) \text{ AND } I(2);
     Y(5) \le Y1(1) AND I(2);
     Y(6) \le Y1(2) \text{ AND } I(2);
     Y(7) \le Y1(3) AND I(2);
```

end Behavioral;

#### Elaborated Design View for 3 to 8 Decoder (RTL Schematic view)



#### Schematic Representation of the 3 to 8 Decoder




```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Decoder 3 to 8 is
-- Port ();
end TB Decoder 3 to 8;
architecture Behavioral of TB_Decoder_3_to_8 is
component Decoder 3 to 8 is
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC VECTOR (7 downto 0));
end component;
--input bus
signal I : STD LOGIC VECTOR(2 downto 0);
--enable pin
signal EN : STD LOGIC;
--output bus
signal Y : STD LOGIC VECTOR(7 downto 0);
begin
UUT : Decoder 3 to 8 PORT MAP(
    I \Rightarrow I
    EN => EN
    Y \Rightarrow Y ;
```

```
process
    begin
                         -- 190019 = 101 110 011 001 000 011
          EN <= '1';
          I <= "011";</pre>
          WAIT FOR 100 ns;
          I <= "000";</pre>
          WAIT FOR 100 ns;
          I <= "001";</pre>
          WAIT FOR 100 ns;
          I <= "110";</pre>
          WAIT FOR 100 ns;
          I <= "101";</pre>
          wait; -- will wait forever
```

end process;

end Behavioral;

## Timing Diagram for 3 to 8 Decoder



## 04. 8 to 1 Multiplexer


VHDL code for 8 to 1 Multiplexer (Mux 8 to 1)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity Mux_8_to_1 is
    Port ( S : in STD_LOGIC_VECTOR (2 downto 0);
        D : in STD_LOGIC_VECTOR (7 downto 0);
        EN : in STD_LOGIC;
        Y : out STD_LOGIC);
end Mux_8_to_1;
```

```
architecture Behavioral of Mux 8 to 1 is
component Decoder 3 to 8
     port (
     I: in std_logic_vector(2 downto 0);
     EN: in std logic;
     Y: out std_logic_vector(7 downto 0));
end component;
SIGNAL Y0 : std logic vector (7 downto 0);
begin
     Decoder 3 to 8 0 : decoder 3 to 8
          port map (
          I(2 \text{ downto } 0) \Rightarrow S(2 \text{ downto } 0),
          EN => EN,
          Y(7 \text{ downto } 0) \Rightarrow Y0(7 \text{ downto } 0);
     Y \le (Y0(0) \text{ and } D(0)) \text{ or } (Y0(1) \text{ and } D(1)) \text{ or } (Y0(2) \text{ and } D(2)) \text{ or }
(Y0(3) \text{ and } D(3)) \text{ or } (Y0(4) \text{ and } D(4)) \text{ or } (Y0(5) \text{ and } D(5)) \text{ or } (Y0(6) \text{ and } D(5))
D(6)) or (YO(7) and D(7);
end Behavioral;
```

## Elaborated Design View for 8 to 1 Multiplexer (RTL Schematic view)



### Schematic Representation of the 8 to 1 Multiplexer




```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Mux 8 to 1 is
-- Port ( );
end TB Mux 8 to 1;
architecture Behavioral of TB_Mux_8_to_1 is
component Mux 8 to 1
        port(S : in std logic vector(2 downto 0);
             D : in std logic vector(7 downto 0);
             Y : out std logic;
             EN: in std logic);
end component;
signal S : std_logic_vector(2 downto 0);
signal D : std logic vector(7 downto 0);
signal Y : std logic;
signal EN: std logic;
begin
uut: Mux_8_to_1 port map(
D \Rightarrow D
S \Rightarrow S
 Y => Y
```

EN => EN );

end Behavioral;

```
begin
   EN <= '1';
                        -- 190019 = 101 110 011 001 000 011
   D <= "00011111";
   s <= "011";
   wait for 100 ns;
   D <= "01000011";
   s <= "000";
   wait for 100 ns;
   D <= "11001100";
   s <= "001";
   wait for 100 ns;
   D <= "00010000";
   S <= "110";
   wait for 100 ns;
   D <= "00000011";
   S <= "101";
   wait;
end process;
```

#### Timing Diagram for 8 to 1 Multiplexer



## 05. XDC (Xilinx Design Constraints) VHDL Code

#### #inputs

```
set_property PACKAGE_PIN V17 [get_ports {D[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {D[0]}]
set_property PACKAGE_PIN V16 [get_ports {D[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {D[1]}]
set_property PACKAGE_PIN W16 [get_ports {D[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {D[2]}]
set_property PACKAGE_PIN W17 [get_ports {D[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {D[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {D[3]}]
set_property PACKAGE_PIN W15 [get_ports {D[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {D[4]}]
set_property PACKAGE_PIN V15 [get_ports {D[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {D[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {D[5]}]
set_property PACKAGE_PIN W14 [get_ports {D[6]}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {D[6]}]
set_property PACKAGE_PIN W13 [get_ports {D[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {D[7]}]
set_property PACKAGE_PIN U1 [get_ports {S[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {S[0]}]
set_property PACKAGE_PIN T1 [get_ports {S[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {S[1]}]
set_property PACKAGE_PIN R2 [get_ports {S[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {S[2]}]
#output
set_property PACKAGE_PIN U16 [get_ports {Y}]
set_property IOSTANDARD LVCMOS33 [get_ports {Y}]
#push button
set_property PACKAGE_PIN U18 [get_ports EN]
set_property IOSTANDARD LVCMOS33 [get_ports EN]
```

#### 06. Conclusions

At the end of the lab, I could design decoders and multiplexers and obtained strong knowledge of developing components from very basic ones. And I obtained a sound knowledge of how decodes and multiplexers function.