Integration Manual

for S32K3 PORT Driver

Document Number: IM34PORTASRR21-11 Rev0000R3.0.0 Rev. 1.0

1 Revision History	2
2 Introduction	3
2.1 Supported Derivatives	. 3
2.2 Overview	. 4
2.3 About This Manual	5
2.4 Acronyms and Definitions	. 6
2.5 Reference List	. 6
3 Building the driver	7
3.1 Build Options	. 7
3.1.1 GCC Compiler/Assembler/Linker Options	8
3.1.2 DIAB Compiler/Assembler/Linker Options	10
3.1.3 GHS Compiler/Assembler/Linker Options	. 12
3.1.4 IAR Compiler/Assembler/Linker Options	14
3.2 Files required for compilation	. 16
3.3 Setting up the plugins	18
4 Function calls to module	21
4.1 Function Calls during Start-up	21
4.2 Function Calls during Shutdown	. 21
4.3 Function Calls during Wake-up	21
5 Module requirements	22
5.1 Exclusive areas to be defined in BSW scheduler	22
5.2 Exclusive areas not available on this platform	24
5.3 Peripheral Hardware Requirements	24
5.4 ISR to configure within AutosarOS - dependencies	24
5.5 ISR Macro	. 25
5.5.1 Without an Operating System	. 25
5.5.2 With an Operating System	. 25
5.6 Other AUTOSAR modules - dependencies	. 25
5.7 Data Cache Restrictions	. 26
5.8 User Mode support	. 26
5.8.1 User Mode configuration in the module	. 26
5.8.2 User Mode configuration in AutosarOS	
5.9 Multicore support	
6 Main API Requirements	29
6.1 Main function calls within BSW scheduler	. 29
6.2 API Requirements	
6.3 Calls to Notification Functions, Callbacks, Callouts	

7 Memory allocation			
7.1 Sections to be defined in Port_MemMap.h	30		
7.2 Linker command file	31		
8 Integration Steps	32		
9 External assumptions for driver	33		

Revision History

Revision	Date	Author	Description
1.0	31.03.2023	NXP RTD Team	S32K3 Real-Time Drivers AUTOSAR 4.4 & R21-11 Version 3.0.0

Introduction

- Supported Derivatives
- Overview
- About This Manual
- Acronyms and Definitions
- Reference List

This integration manual describes the integration requirements for Port Driver for S32K3XX microcontrollers.

2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32k310_mqfp100
- s32k310_lqfp48
- $s32k311_mqfp100 / MWCT2015S_mqfp100$
- s32k311_lqfp48
- s32k312_mqfp100 / MWCT2016S_mqfp100
- s32k312_mqfp172 / MWCT2016S_mqfp172
- s32k314_mqfp172
- s32k314_mapbga257
- s32k322_mqfp100 / MWCT2D16S_mqfp100
- s32k322_mqfp172 / MWCT2D16S_mqfp172
- $\bullet \ \ s32k324_mqfp172\ /\ MWCT2D17S_mqfp172$
- \bullet s32k324_mapbga257

Introduction

- s32k341_mqfp100
- s32k341_mqfp172
- s32k342_mqfp100
- s32k342_mqfp172
- s32k344_mqfp172
- s32k344_mapbga257
- s32k394_mapbga289
- \bullet s32k396_mapbga289
- s32k358_mqfp172
- s32k358 mapbga289
- s32k328_mqfp172
- s32k328_mapbga289
- s32k338_mqfp172
- s32k338_mapbga289
- s32k348 mqfp172
- s32k348_mapbga289
- s32m274_lqfp64
- s32m276_lqfp64

All of the above microcontroller devices are collectively named as S32K3.

Note: MWCT part numbers contain NXP confidential IP for Qi Wireless Power.

2.2 Overview

AUTOSAR (AUTomotive Open System ARchitecture) is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

2.3 About This Manual

This Technical Reference employs the following typographical conventions:

- Boldface style: Used for important terms, notes and warnings.
- *Italic* style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

2.4 Acronyms and Definitions

Term	Definition	
API	Application Programming Interface	
ASM	Assembler	
BSMI	Basic Software Make file Interface	
CAN	Controller Area Network	
C/CPP	C and C++ Source Code	
CS	Chip Select	
CTU	Cross Trigger Unit	
DEM	Diagnostic Event Manager	
DET	Development Error Tracer	
DMA	Direct Memory Access	
ECU	Electronic Control Unit	
FIFO	First In First Out	
LSB	Least Signifigant Bit	
MCU	Micro Controller Unit	
MIDE	Multi Integrated Development Environment	
MSB	Most Significant Bit	
N/A	Not Applicable	
RAM	Random Access Memory	
SIU	Systems Integration Unit	
SWS	Software Specification	
VLE	Variable Length Encoding	
XML	Extensible Markup Language	

2.5 Reference List

#	Title	Version	
1	Specification of Port Driver	AUTOSAR Release R21-11	
		S32K3xx Reference Manual, Rev.6, Draft B, 01/2023	
2	2 Reference Manual	S32K39 and S32K37 Reference Manual, Rev. 2 Draft A, 11/2022	
		S32M27x Reference Manual, Rev.2, Draft A, — 02/2023	
		S32K3xx Data Sheet, Rev. 6, 11/2022	
3	3 Datasheet	S32K396 Data Sheet, Rev. 1.1 — 08/2022	
		S32M2xx Data Sheet, Rev. 2 RC — 12/2022	
		S32K358_0P14E Mask Set Errata – Rev. 28, 9/2022	
		S32K396_0P40E Mask Set Errata, Rev. DEC2022, 12/2022	
4		S32K311_0P98C Mask Set Errata, Rev. 6/March/2023, 3/2023	
4	Errata	S32K312: Mask Set Errata for Mask 0P09C, Rev. 25/April/2022	
		S32K342: Mask Set Errata for Mask 0P97C, Rev. 10, 11/2022	
		S32K3x4: Mask Set Errata for Mask 0P55A/1P55A, Rev. 14/Oct/2022	

Building the driver

- Build Options
- Files required for compilation
- Setting up the plugins

This section describes the source files and various compilers, linker options used for building the driver.

It also explains the EB Tresos Studio plugin setup procedure.

3.1 Build Options

- GCC Compiler/Assembler/Linker Options
- DIAB Compiler/Assembler/Linker Options
- GHS Compiler/Assembler/Linker Options
- IAR Compiler/Assembler/Linker Options

The RTD driver files are compiled using:

- NXP GCC 10.2.0 20200723 (Build 1728 Revision g5963bc8)
- Wind River Diab Compiler 7.0.4
- Compiler Versions: Green Hills Multi 7.1.6d / Compiler 2021.1.4
- Compiler Versions: IAR ANSI C/C++ Compiler V8.50.10 (safety version)

The compiler, assembler, and linker flags used for building the driver are explained below.

The TS_T40D34M30I0R0 part of the plugin name is composed as follows:

- T = Target_Id (e.g. T40 identifies Cortex-M architecture)
- D = Derivative_Id (e.g. D34 identifies S32K3 platform)
- M = SW_Version_Major and SW_Version_Minor
- $I = SW_Version_Patch$
- R = Reserved

3.1.1 GCC Compiler/Assembler/Linker Options

3.1.1.1 GCC Compiler Options

Compiler Option	Description
-mcpu=cortex-m7	Targeted ARM processor for which GCC should tune the performance of the code
-mthumb	Generates code that executes in Thumb state
-mlittle-endian	Generate code for a processor running in little-endian mode
-mfpu=fpv5-sp-d16	Specifies the floating-point hardware available on the target
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions
-std=c99	Specifies the ISO C99 base standard
-Os	Optimize for size. Enables all -O2 optimizations except those that often increase code size
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-Wall	Enables all the warnings about constructions that some users consider questionable, and that are easy to avoid (or modify to prevent the warning), even in conjunction with macros
-Wextra	This enables some extra warning flags that are not enabled by -Wall
-pedantic	Issue all the warnings demanded by strict ISO C. Reject all programs that use forbidden extensions. Follows the version of the ISO C standard specified by the aforementioend -std option
-Wstrict-prototypes	Warn if a function is declared or defined without specifying the argument types
-Wundef	Warn if an undefined identifier is evaluated in an #if directive. Such identifiers are replaced with zero
-Wunused	Warn whenever a function, variable, label, value, macro is unused
-Werror=implicit-function-declaration	Make the specified warning into an error. This option throws an error when a function is used before being declared
-Wsign-compare	Warn when a comparison between signed and unsigned values could produce an incorrect result when the signed value is converted to unsigned.
-Wdouble-promotion	Give a warning when a value of type float is implicitly promoted to double
-fno-short-enums	Specifies that the size of an enumeration type is at least 32 bits regardless of the size of the enumerator values.
-funsigned-char	Let the type char be unsigned by default, when the declara- tion does not use either signed or unsigned
-funsigned-bitfields	Let a bit-field be unsigned by default, when the declaration does not use either signed or unsigned

Compiler Option	Description
-fno-common	Makes the compiler place uninitialized global variables in the BSS section of the object file. This inhibits the merging of tentative definitions by the linker so you get a multiple- definition error if the same variable is accidentally defined in more than one compilation unit
-fstack-usage	This option is only used to build test for generation Ram/← Stack size report. Makes the compiler output stack usage information for the program, on a per-function basis
-fdump-ipa-all	This option is only used to build test for generation Ram/← Stack size report. Enables all inter-procedural analysis dumps
-с	Stop after assembly and produce an object file for each source file
-DS32K3XX	Predefine S32K3XX as a macro, with definition 1
-D \$ (DERIVATIVE)	Predefine S32K3's derivative as a macro, with definition 1. For example: Predefine for S32K344 will be -DS32K344.
-DGCC	Predefine GCC as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system. c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPO← RT as a macro, with definition 1. Allows drivers to be configured in user mode.
-sysroot=	Specifies the path to the sysroot, for Cortex-M7 it is /arm-none-eabi/newlib
-specs=nano.specs	Use Newlib nano specs
-specs=nosys.specs	Do not use printf/scanf

3.1.1.2 GCC Assembler Options

Assembler Option	Description	
-Xassembler-with-cpp	Specifies the language for the following input files (rather than letting the compiler choose a default based on the file name suffix)	
-mcpu=cortexm7	Targeted ARM processor for which GCC should tune the performance of the code	
-mfpu=fpv5-sp-d16	Specifies the floating-point hardware available on the target	
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions	
-mthumb	Generates code that executes in Thumb state	

Building the driver

Assembler Option	Description
-c	Stop after assembly and produce an object file for each source file

3.1.1.3 GCC Linker Options

Linker Option	Description	
-Wl,-Map,filename	Produces a map file	
-T linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)	
-entry=Reset_Handler	Specifies that the program entry point is Reset_Handler	
-nostartfiles	Do not use the standard system startup files when linking	
-mcpu=cortexm7	Targeted ARM processor for which GCC should tune the performance of the code	
-mthumb	Generates code that executes in Thumb state	
-mfpu=fpv5-sp-d16	Specifies the floating-point hardware available on the target	
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions	
-mlittle-endian	Generate code for a processor running in little-endian mode	
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program	
-lc	Link with the C library	
-lm	Link with the Math library	
-lgcc	Link with the GCC library	
-specs=nano.specs	Use Newlib nano specs	
-specs=nosys.specs	Do not use printf/scanf	

3.1.2 DIAB Compiler/Assembler/Linker Options

3.1.2.1 DIAB Compiler Options

Compiler Option	Description
-tARMCORTEXM7MG:simple	Selects target processor (hardware single-precision, software double-precision floating-point)
-mthumb	Selects generating code that executes in Thumb state
-std=c99	Follows the C99 standard for C
-Oz	Like -O2 with further optimizations to reduce code size
-g	Generates DWARF 4.0 debug information
-fstandalone-debug	Emits full debug info for all types used by the program
-Wstrict-prototypes	Warn if a function is declared or defined without specifying the argument types
-Wsign-compare	Produce warnings when comparing signed type with unsigned type
-Wdouble-promotion	Give a warning when a value of type float is implicitly promoted to double

Compiler Option	Description
-Wunknown-pragmas	Issues a warning for unknown pragmas
-Wundef	Warns if an undefined identifier is evaluated in an #if directive. Such identifiers are replaced with zero
-Wextra	Enables some extra warning flags that are not enabled by '-Wall'
-Wall	Enables all of the most useful warnings (for historical reasons this option does not literally enable all warnings)
-pedantic	Emits a warning whenever the standard specified by the -std option requires a diagnostic
-Werror=implicit-function-declaration	Generates an error whenever a function is used before being declared
-fno-common	Compile common globals like normal definitions
-fno-signed-char	Char is unsigned
-fno-trigraphs	Do not process trigraph sequences
-V	Displays the current version number of the tool suite
-с	Stop after assembly and produce an object file for each source file
-DS32K3XX	Predefine S32K3XX as a macro, with definition 1
-D \$ (DERIVATIVE)	Predefine S32K3's derivative as a macro, with definition 1
-DDIAB	Predefine DIAB as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system. c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPO← RT as a macro, with definition 1. Allows drivers to be configured in user mode

3.1.2.2 DIAB Assembler Options

Assembler Option	Description
-mthumb	Selects generating code that executes in Thumb state
-Xpreprocess-assembly	Invokes C preprocessor on assembly files before running the assembler
-Xassembly-listing	Produces an .lst assembly listing file
-с	Stop after assembly and produce an object file for each source file
-tARMCORTEXM7MG:simple	Selects target processor (hardware single-precision, software double-precision floating-point)

Building the driver

3.1.2.3 DIAB Linker Options

Linker Option	Description
-e Reset_Handler	Make the symbol Reset_Handler be treated as a root symbol and the start label
	of the application
$linker_script_file.dld$	Use linker_script_file.dld as the linker script. This script replaces the default
	linker script (rather than adding to it)
-m30	m2 + m4 + m8 + m16
-Xstack-usage	Gathers and display stack usage at link time
-Xpreprocess-lecl	Perform pre-processing on linker scripts
-Llibrary_path	Points to the libraries location for ARMV7EMMG to be used for linking
-lc	Links with the standard C library
-lm	Links with the math library
-tARMCORTEXM7MG:simple	Selects target processor (hardware single-precision, software double-precision
	floating-point)

${\bf 3.1.3}\quad {\bf GHS~Compiler/Assembler/Linker~Options}$

3.1.3.1 GHS Compiler Options

Compiler Option	Description
-cpu=cortexm7	Selects target processor: Arm Cortex M7
-thumb	Selects generating code that executes in Thumb state
-fpu=vfpv5_d16	Specifies hardware floating-point using the v5 version of the VFP instruction set, with 16 double-precision floating-point registers
-fsingle	Use hardware single-precision, software double-precision FP instructions
-C99	Use (strict ISO) C99 standard (without extensions)
-ghstd=last	Use the most recent version of Green Hills Standard mode (which enables warnings and errors that enforce a stricter coding standard than regular C and C++)
-Osize	Optimize for size
-gnu_asm	Enables GNU extended asm syntax support
-dual_debug	Generate DWARF 2.0 debug information
-G	Generate debug information
-keeptempfiles	Prevents the deletion of temporary files after they are used. If an assembly language file is created by the compiler, this option will place it in the current directory instead of the temporary directory
-Wimplicit-int	Produce warnings if functions are assumed to return int
-Wshadow	Produce warnings if variables are shadowed
-Wtrigraphs	Produce warnings if trigraphs are detected
-Wundef	Produce a warning if undefined identifiers are used in #if preprocessor statements

Compiler Option	Description
-unsigned_chars	Let the type char be unsigned, like unsigned char
-unsigned_fields	Bitfelds declared with an integer type are unsigned
-no_commons	Allocates uninitialized global variables to a section and initializes them to zero at program startup
-no_exceptions	Disables C++ support for exception handling
-no_slash_comment	C++ style // comments are not accepted and generate errors
-prototype_errors	Controls the treatment of functions referenced or called when no prototype has been provided
-incorrect_pragma_warnings	Controls the treatment of valid #pragma directives that use the wrong syntax
-с	Stop after assembly and produce an object file for each source file
-DS32K3XX	Predefine S32K3XX as a macro, with definition 1
-D \$ (DERIVATIVE)	Predefine S32K3's derivative as a macro, with definition 1. For example: Predefine for S32K344 will be -DS32K344.
-DGHS	Predefine GHS as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system. c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPO← RT as a macro, with definition 1. Allows drivers to be configured in user mode

${\bf 3.1.3.2}\quad {\bf GHS\ Assembler\ Options}$

Assembler Option	Description
-cpu=cortexm7	Selects target processor: Arm Cortex M7
-fpu=vfpv5_d16	Specifies hardware floating-point using the v5 version of the VFP instruction set, with 16 double-precision floating-point registers
-fsingle	Use hardware single-precision, software double-precision FP instructions
-preprocess_assembly_files	Controls whether assembly files with standard extensions such as .s and .asm are preprocessed
-list	Creates a listing by using the name and directory of the object file with the .lst extension
-с	Stop after assembly and produce an object file for each source file

3.1.3.3 GHS Linker Options

Building the driver

Linker Option	Description
-e Reset_Handler	Make the symbol Reset_Handler be treated as a root symbol and the start label of the application
-T linker_script_file.ld	Use linker_script_file.ld as the linker script. This script replaces the default linker script (rather than adding to it)
-map	Produce a map file
-keepmap	Controls the retention of the map file in the event of a link error
-Mn	Generates a listing of symbols sorted alphabetically/numerically by address
-delete	Instructs the linker to remove functions that are not referenced in the final executable. The linker iterates to find functions that do not have relocations pointing to them and eliminates them
-ignore_debug_references	Ignores relocations from DWARF debug sections when using -delete. DWA← RF debug information will contain references to deleted functions that may break some third-party debuggers
-Llibrary_path	Points to library_path (the libraries location) for thumb2 to be used for linking
-larch	Link architecture specific library
-lstartup	Link run-time environment startup routines. The source code for the modules in this library is provided in the src/libstartup directory
-lind_sd	Link language-independent library, containing support routines for features such as software floating point, run-time error checking, C99 complex numbers, and some general purpose routines of the ANSI C library
-V	Prints verbose information about the activities of the linker, including the libraries it searches to resolve undefined symbols
-keep=C40_Ip_AccessCode	Avoid linker remove function C40_Ip_AccessCode from Fls module because it is not referenced explicitly
-nostartfiles	Controls the start files to be linked into the executable

${\bf 3.1.4}\quad {\bf IAR~Compiler/Assembler/Linker~Options}$

3.1.4.1 IAR Compiler Options

Compiler Option	Description
-cpu Cortex-M7	Targeted ARM processor for which IAR should tune the performance of the code
-cpu_mode thumb	Generates code that executes in Thumb state
-endian little	Generate code for a processor running in little-endian mode
-fpu VFPv5-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant.
-е	Enables all IAR C language extensions
-Ohz	Optimize for size. the compiler will emit AEABI attributes indicating the requested optimization goal. This information can be used by the linker to select smaller or faster variants of DLIB library functions
-debug	Makes the compiler include debugging information in the object modules. Including debug information will make the object files larger

Compiler Option	Description
-no_clustering	Disables static clustering optimizations. Static and global variables defined within the same module will not be arranged so that variables that are accessed in the same function are close to each other
-no_mem_idioms	Makes the compiler not optimize certain memory access patterns
-do_explicit_zero_opt_in_named_sections	Disable the exception for variables in user-named sections, and thus treat explicit initializations to zero as zero initial- izations, not copy initializations
-require_prototypes	Force the compiler to verify that all functions have proper prototypes. Generates an error otherwise
-no_wrap_diagnostics	Does not wrap long lines in diagnostic messages
-diag_suppress Pa050	Suppresses diagnostic message Pa050
-DS32K3XX	Predefine S32K3XX as a macro, with definition 1
-D \$ (DERIVATIVE)	Predefine S32K3's derivative as a macro, with definition 1. For example: Predefine for S32K344 will be -DS32K344.
-DIAR	Predefine IAR as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode.
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system. c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPO← RT as a macro, with definition 1. Allows drivers to be configured in user mode.

3.1.4.2 IAR Assembler Options

Assembler Option	Description
-cpu Cortex-M7	Targeted ARM processor for which IAR should generate the instruction set
-fpu VFPv5-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant.
-cpu_mode thumb	Selects the thumb mode for the assembler directive CODE
-g	Disables the automatic search for system include files
-r	Generates debug information

3.1.4.3 IAR Linker Options

Building the driver

Linker Option	Description
-map filename	Produces a map file
-config linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)
-cpu=Cortex-M7	Selects the ARM processor variant to link the application for
-fpu VFPv5-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant.
-entry _start	Treats _start as a root symbol and start label
-enable_stack_usage	Enables stack usage analysis. If a linker map file is produced, a stack usage chapter is included in the map file
-skip_dynamic_initialization	Dynamic initialization (typically initialization of C++ objects with static storage duration) will not be performed automatically during application startup
-no_wrap_diagnostics	Does not wrap long lines in diagnostic messages

3.2 Files required for compilation

This section describes the include files required to compile, assemble (if assembler code) and link the Port driver for S32K3XX microcontrollers. To avoid integration of incompatible files, all the include files from other modules shall have the same AR_MAJOR_VERSION and AR_MINOR_VERSION, i.e. only files with the same AUTOSAR major and minor versions can be compiled.

Port Files

- ..\Port_TS_T40D34M30I0R0\src\Port.c
- ..\Port TS T40D34M30I0R0\src\Port Ipw.c
- .. $\Port_TS_T40D34M30I0R0\src\Siul2_Port_Ip.c$
- ..\Port_TS_T40D34M30I0R0\src\Tspc_Port_Ip.c
- .. $\Port_TS_T40D34M30I0R0\src\Igf_Port_Ip.c$
- ..\Port TS T40D34M30I0R0\include\Port.h
- ..\Port_TS_T40D34M30I0R0\include\Port_Ipw.h
- ..\Port_TS_T40D34M30I0R0\include\Siul2_Port_Ip.h
- ... $Port_TS_T40D34M30I0R0\include\Siul2_Port_Ip_Types.h$
- ..\ $Port_TS_T40D34M30I0R0\include\Tspc_Port_Ip.h$
- ... $\Port_TS_T40D34M30I0R0\include\Tspc_Port_Ip_Types.h$
- ..\ $Port_TS_T40D34M30I0R0\$ include\ $Igf_Port_Ip.h$
- ..\Port_TS_T40D34M30I0R0\include\Igf_Port_Ip_Types.h

Port Generated Files

• Port Cfg.c - This file should be generated by the user using a configuration tool for compilation.

- Port_Cfg.h This file should be generated by the user using a configuration tool for compilation.
- Port_[VariantName]_PBcfg.c This file should be generated by the user using a configuration tool for compilation. The file contains the definition of the init pointer for the respective variant.
- Port_[VariantName]_PBcfg.h This file contains the extern of pointer config structure with PostBuild variant for the respective variant.
- Siul2_Port_Ip_Cfg.c This file should be generated by the user using a configuration tool for compilation.
- Siul Port Ip Cfg.h This file should be generated by the user using a configuration tool for compilation.
- Tspc_Port_Ip_Cfg.c This file should be generated by the user using a configuration tool for compilation.
- Tspc Port Ip Cfg.h This file should be generated by the user using a configuration tool for compilation.
- Igf_Port_Ip_Cfg.h This file should be generated by the user using a configuration tool for compilation.
- Siul2_Port_Ip_[VariantName]_PBcfg.c This file should be generated by the user using a configuration tool for compilation.
- Siul2_Port_Ip_[VariantName]_PBcfg.h This file should be generated by the user using a configuration tool for compilation.
- Siul2_Port_Ip_Defines.h This file should be generated by the user using a configuration tool for compilation.
- Tspc_Port_Ip_[VariantName]_PBcfg.c This file should be generated by the user using a configuration tool for compilation.
- Tspc_Port_Ip_[VariantName]_PBcfg.h This file should be generated by the user using a configuration tool for compilation.
- Igf_Port_Ip_[VariantName]_PBcfg.c This file should be generated by the user using a configuration tool for compilation.
- Igf_Port_Ip_[VariantName]_PBcfg.h This file should be generated by the user using a configuration tool for compilation.

As a deviation from standard:

- Port_[VariantName]_PBcfg.c This files will contain the definition for all parameters that are variant aware, independent of the configuration class that will be selected (PC, LT, PB) for HLD
- Siul2_Port_Ip_[VariantName]_PBcfg.c This files will contain the definition for all parameters that are variant aware, independent of the configuration class that will be selected (PC, LT, PB) for IPL
- Siul2_Port_Ip_[VariantName]_PBcfg.h This files will contain the extern of pointer config structure with PostBuild variant for the respective variant.
- Tspc_Port_Ip_[VariantName]_PBcfg.c This files will contain the definition for all parameters for Touch Sense that are variant aware, independent of the configuration class that will be selected (PC, LT, PB) for IPL
- Tspc_Port_Ip_[VariantName]_PBcfg.h This files will contain the extern of pointer config structure of Touch Sense with PostBuild variant for the respective variant.
- Igf_Port_Ip_[VariantName]_PBcfg.c This files will contain the definition for all parameters for Input Glitch Filter that are variant aware, independent of the configuration class that will be selected (PC, LT, PB) for IPL
- Igf_Port_Ip_[VariantName]_PBcfg.h This files will contain the extern of pointer config structure of Touch Sense with PostBuild variant for the respective variant.

Building the driver

• Port_Cfg.c - This file will contain the definition for all configuration structures containing only variables that are not variant aware, configured and generated only once. This file alone does not contain the whole structure needed by Port_Init function to configure the driver. Based on the number of variants configured in the EcuC, there can be more than one configuration structure for one module even for PreCompile variant.

Files from Base common folder

- ..\BaseNXP_TS_T40D34M30I0R0\include\
- ..\BaseNXP_TS_T40D34M30I0R0\header\
- ..\BaseNXP_TS_T40D34M30I0R0\src\OsIf_Timer.c
- ..\BaseNXP_TS_T40D34M30I0R0\src\OsIf_Timer_System.c

Files from Det folder:

- ..\Det_ $TS_T40D34M30I0R0\$ include\Det.h
- ..\Det_ $TS_T40D34M30I0R0\src\Det.c$

Files from Rte folder:

- .. $\Rte_TS_T40D34M30I0R0\$ include $\SchM_Port.h$
- .. $\Rte_TS_T40D34M30I0R0\src\SchM_Port.c$

Files from Os folder:

• ..\Os_TS_T40D34M30I0R0\include\Os.h

Note: <plugin_name>: TS_T<40>D<34>M<SW_Version_Major>I<SW_Version_Minor>R0 (i.e. Target_Id = 40 identifies PowerPC architecture and Derivative_Id = 34 identifies the S32K3XX)

3.3 Setting up the plugins

The Port driver was designed to be configured by using the EB Tresos Studio (version EB tresos Studio 29.0.0 or later.)

Location of various files inside the PORT module folder:

- VSMD (Vendor Specific Module Definition) file in EB tresos Studio XDM format:
 - ..\Port TS T40D34M30I0R0\config\Port.xdm
- VSMD (Vendor Specific Module Definition) file(s) in AUTOSAR compliant EPD format:

- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32k310_lqfp48.epd$
- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32k310_mqfp100.epd$
- Port TS T40D34M30I0R0\autosar\Port s32k311 lqfp48.epd
- Port_TS_T40D34M30I0R0\autosar\Port_s32k311_mqfp100.epd
- Port TS T40D34M30I0R0\autosar\Port s32k312 mqfp100.epd
- Port TS T40D34M30I0R0\autosar\Port s32k312 mqfp172.epd
- Port TS T40D34M30I0R0\autosar\Port s32k314 mapbga257.epd
- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32k314_mqfp172.epd$
- $-\ Port_TS_T40D34M30I0R0 \backslash autosar \backslash Port_s32k322_mqfp100.epd$
- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32k322_mqfp172.epd$
- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32k324_mapbga257.epd$
- Port_TS_T40D34M30I0R0\autosar\Port_s32k324_mqfp172.epd
- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32k328_mapbga289.epd$
- Port_TS_T40D34M30I0R0\autosar\Port_s32k328_mqfp172.epd
- Port TS T40D34M30I0R0\autosar\Port s32k338 mapbga289.epd
- Port TS T40D34M30I0R0\autosar\Port s32k338 mqfp172.epd
- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32k341_mqfp100.epd$
- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32k341_mqfp172.epd$
- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32k342_mqfp100.epd$
- $-\ \operatorname{Port}\ TS_T40D34M30I0R0 \setminus \operatorname{autosar} \setminus \operatorname{Port}_s32k342_mqfp172.epd$
- Port TS T40D34M30I0R0\autosar\Port_s32k344_mapbga257.epd
- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32k344_mqfp172.epd$
- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32k348_mapbga289.epd$
- Port_TS_T40D34M30I0R0\autosar\Port_s32k348_mqfp172.epd
- Port TS T40D34M30I0R0\autosar\Port s32k358 mapbga289.epd
- Port TS T40D34M30I0R0\autosar\Port s32k358 mqfp172.epd
- Port TS T40D34M30I0R0\autosar\Port s32k394 mapbga289.epd
- Port TS T40D34M30I0R0\autosar\Port s32k396 mapbga289.epd
- $-\ Port_TS_T40D34M30I0R0 \setminus autosar \setminus Port_s32m274_lqfp64.epd$
- Port TS T40D34M30I0R0\autosar\Port s32m276 lqfp64.epd
- Code Generation Templates for parameters without variation points:
 - ..\Port_TS_T40D34M30I0R0\generate_PC\include\Port_Cfg.h
 - $\ .. \backslash Port_TS_T40D34M30I0R0 \backslash generate_PC \backslash include \backslash Siul2_Port_Ip_Cfg.h$
 - $\ .. \ \ Port_TS_T40D34M30I0R0 \ \ \ PC\ \ \ \ \ PC\ \ \ \ \ Port_Ip_Cfg.h$
 - $\ .. \backslash Port_TS_T40D34M30I0R0 \backslash generate_PC \backslash include \backslash Igf_Port_Ip_Cfg.h$
 - ..\Port TS T40D34M30I0R0\generate PC\src\Port Cfg.c
- Code Generation Templates for variant aware parameters:
 - $... \\ Port_TS_T40D34M30I0R0 \\ \\ generate_PB \\ \\ src \\ Port_PBcfg.c$
 - $... \\ Port_TS_T40D34M30I0R0 \\ \\ generate_PC \\ \\ src \\ Siul2_Port_Ip_Cfg.c$
 - $\ .. \backslash Port_TS_T40D34M30I0R0 \backslash generate_PC \backslash src \backslash Tspc_Port_Ip_Cfg.c$

Building the driver

Steps to generate the configuration:

- 1. Copy the module folders Port_TS_T40D34M30I0R0, BaseNXP_TS_T40D34M30I0R0, Resource_TS_T40 \leftarrow D34M30I0R0 , Det_TS_T40D34M30I0R0, Rte_TS_T40D34M30I0R0, Ecuc_TS_T40D34M30I0R0, Os_T \leftarrow S_T40D34M30I0R0, Rm_TS_T40D34M30I0R0 into the Tresos plugins folder.
- 2. Set the desired Tresos Output location folder for the generated sources and header files.
- 3. Use the EB tresos Studio GUI to modify ECU configuration parameters values.
- 4. Generate the configuration files.

Function calls to module

- Function Calls during Start-up
- Function Calls during Shutdown
- Function Calls during Wake-up

4.1 Function Calls during Start-up

None.

4.2 Function Calls during Shutdown

None.

4.3 Function Calls during Wake-up

None.

Module requirements

- Exclusive areas to be defined in BSW scheduler
- Exclusive areas not available on this platform
- Peripheral Hardware Requirements
- ISR to configure within AutosarOS dependencies
- ISR Macro
- Other AUTOSAR modules dependencies
- Data Cache Restrictions
- User Mode support
- Multicore support

5.1 Exclusive areas to be defined in BSW scheduler

In the current implementation, PORT is using the services of Schedule Manager (SchM) for entering and exiting the critical regions, to preserve a resource. SchM implementation is done by the integrators of the RTD using OS or non-OS services. For testing the PORT, stubs are used for SchM. The following critical regions are used in the PORT driver:

Exclusive Areas are used in High level driver layer (HLD)

PORT_EXCLUSIVE_AREA_00 is used in function Port_SetPinMode to protect the Port_Ipw_au16Gpio← DirChangeability array resource from read/modify/write operation;

PORT_EXCLUSIVE_AREA_05 is used in function Port_SetPinDirection to protect the value of MSCR registers from read/modify/write operation;

PORT_EXCLUSIVE_AREA_06 is used in function Port_SetPinMode to protect the value of MSCR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_07 is used in function Port_RefreshPortDirection to protect the value of MSCR registers from read/modify/write operation;

PORT_EXCLUSIVE_AREA_08 is used in function Port_ResetPinMode to protect the value of MSCR register from read/modify/write operation;

Exclusive Areas are implemented in Low level driver layer (IPL)

PORT_EXCLUSIVE_AREA_01 is used in function Siul2_Port_Ip_SetPullSel to protect the value of MSCR registers from read/modify/write operation;

PORT_EXCLUSIVE_AREA_02 is used in function Siul2_Port_Ip_SetOutputBuffer to protect the value of MSCR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_03 is used in function Siul2_Port_Ip_SetInputBuffer to protect the value of MSCR and IMCR registers from read/modify/write operation;

PORT_EXCLUSIVE_AREA_04 is used in function Siul2_Port_Ip_SetPinDirection to protect the value of MSCR register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_09 is used in function Tspc_Port_Ip_EnableObeGroup to protect the value of GRP_EN registers from read/modify/write operation;

PORT_EXCLUSIVE_AREA_10 is used in function Tspc_Port_Ip_ConfigureObeGroup to protect the value of GRP_EN register from read/modify/write operation;

PORT_EXCLUSIVE_AREA_11 is used in function Igf_Port_Ip_Init to protect the value of MCR register from read/modify/write operation;

Critical Region Exclusive Matrix

Below is the table depicting the exclusivity between different critical region IDs from the PORT driver. If there is an "X" in the table, it means that those 2 critical regions cannot interrupt each other.

#	$\begin{array}{c} P_{\hookleftarrow} \\ OR_{\hookleftarrow} \\ T_{_} \hookleftarrow \\ EA_{\hookleftarrow} \\ _00 \end{array}$	$egin{array}{c} \mathbf{P} &\hookrightarrow & \\ \mathbf{OR} &\hookrightarrow & \\ \mathbf{T} &\longleftarrow & \\ \mathbf{EA} &\hookrightarrow & \\ \mathbf{_01} & \end{array}$	$egin{array}{c} \mathbf{P} &\hookrightarrow & \\ \mathbf{OR} &\hookrightarrow & \\ \mathbf{T} &\longleftarrow & \\ \mathbf{EA} &\hookrightarrow & \\ \mathbf{_02} & \end{array}$	$egin{array}{c} P_{\hookleftarrow} \ OR_{\hookleftarrow} \ T_{_} \hookleftarrow \ EA_{\hookleftarrow} \ _03 \ \end{array}$	$\begin{array}{c} P_{\hookleftarrow} \\ OR_{\hookleftarrow} \\ T_{_}{\hookleftarrow} \\ EA_{\hookleftarrow} \\ _04 \end{array}$	$egin{array}{c} P_{\hookleftarrow} \ OR_{\hookleftarrow} \ T_{_} \hookleftarrow \ EA_{\hookleftarrow} \ _05 \ \end{array}$	$\begin{array}{c} P_{\hookleftarrow} \\ OR_{\hookleftarrow} \\ T_{_} \hookleftarrow \\ EA \hookleftarrow \\ _06 \end{array}$	$\begin{array}{c} P \hookleftarrow \\ OR \hookleftarrow \\ T _ \hookleftarrow \\ EA \hookleftarrow \\ _07 \end{array}$	$P \leftarrow \ OR \leftarrow \ T _ \leftarrow \ EA \leftarrow \ _08$	$\begin{array}{c} P_{\hookleftarrow} \\ OR_{\hookleftarrow} \\ T_{_} \hookleftarrow \\ EA_{\hookleftarrow} \\ _09 \end{array}$	$egin{array}{c} \mathbf{P} &\hookrightarrow & \\ \mathbf{OR} &\hookleftarrow & \\ \mathbf{T} &\longleftarrow & \\ \mathbf{EA} &\hookleftarrow & \\ \mathbf{_10} & \end{array}$	$\begin{array}{c} P_{\hookleftarrow} \\ OR_{\hookleftarrow} \\ T_{_} \hookleftarrow \\ EA_{\hookleftarrow} \\ _11 \end{array}$
PO ← RT ← _E ← A_00	х											
PO↔ RT↔ _E↔ A_01		X	Х	х	х	х	Х	X	Х			
$\begin{array}{c} PO \hookleftarrow \\ RT \hookleftarrow \\ _E \hookleftarrow \\ A_02 \end{array}$		Х	Х	х	х	х	х	Х	х			
PO↔ RT↔ _E↔ A_03		х	х	х	х	Х	х	х	х			
PO ← RT ← _E ← A_04		х	х	х	х	Х	х	х	х			
PO↔ RT↔ _E↔ A_05		Х	Х	Х	Х	Х	Х	Х	Х			

Module requirements

#	P↔	P←	P←	P←	P←	P←	P↔	P←	P←	P←	P←	P↔
	OR↔	OR←	OR←	OR←	OR⇔	OR←	OR←	OR↔	OR←	OR⇔	OR←	OR←
	T_← EA←	\mathbf{T}_{\leftarrow} $\mathbf{E}\mathbf{A}$	$\mathbf{T}_{\mathbf{A}} \leftarrow \mathbf{E} \mathbf{A} \leftarrow$	\mathbf{T}_{-} \leftarrow $\mathbf{E}\mathbf{A}$	\mathbf{T}_{-} $\mathbf{E}\mathbf{A}$	\mathbf{T}_{\leftarrow} $\mathbf{E}\mathbf{A}$	\mathbf{T}_{-} $\mathbf{E}\mathbf{A}$	$egin{array}{c} \mathbf{T}_{\leftarrow} \\ \mathbf{E} \mathbf{A} \leftarrow \end{array}$	\mathbf{T}_{\leftarrow} $\mathbf{E}\mathbf{A}$	\mathbf{T}_{-} $\mathbf{E}\mathbf{A}$	$egin{array}{c} \mathbf{T}_{-} & \hookrightarrow \\ \mathbf{E} \mathbf{A} & \hookrightarrow \end{array}$	$\mathbf{T}_{\mathbf{A}} \leftarrow \mathbf{E} \mathbf{A} \leftarrow$
	_00	_01	_02	_03	04	05	_06	_07	_08	09	_10	_11
PO←				x	x	x	x	x	x			
RT←		11	21	21	21	11	11	1	21			
_E←												
A_06												
PO←		X	X	X	X	X	X	x	X			
$\mathrm{RT} {\hookleftarrow}$												
_E←												
A_07												
PO←		X	X	X	X	X	X	X	X			
RT←												
_E ←												
A_08												
PO←										X	X	
RT← _E←												
_E A_09												
PO⇔										X	x	
RT←										A		
_E↔												
A_10												
PO↩												X
$\mathrm{RT} {\hookleftarrow}$												
_E←												
A_11												

Note

 $PORT_EA_xx\ means\ PORT_EXCLUSIVE_AREA_xx$

5.2 Exclusive areas not available on this platform

None.

5.3 Peripheral Hardware Requirements

The PORT driver uses S32K3XX's peripheral: SIUL2.

5.4 ISR to configure within AutosarOS - dependencies

None.

5.5 ISR Macro

RTD drivers use the ISR macro to define the functions that will process hardware interrupts. Depending on whether the OS is used or not, this macro can have different definitions.

5.5.1 Without an Operating System The macro USING_OS_AUTOSAROS must not be defined.

5.5.1.1 Using Software Vector Mode

The macro USE_SW_VECTOR_MODE must be defined and the ISR macro is defined as:

#define ISR(IsrName) void IsrName(void)

In this case, the drivers' interrupt handlers are normal C functions and their prologue/epilogue will handle the context save and restore.

5.5.1.2 Using Hardware Vector Mode

The macro $USE_SW_VECTOR_MODE$ must not defined and the ISR macro is defined as:

#define ISR(IsrName) INTERRUPT_FUNC void IsrName(void)

In this case, the drivers' interrupt handlers must also handle the context save and restore.

5.5.2 With an Operating System Please refer to your OS documentation for description of the ISR macro.

5.6 Other AUTOSAR modules - dependencies

- **DET**: The DET module is used for enabling Development error detection. The API function used is Det_← ReportError(). The activation / deactivation of Development error detection is configurable using the Port← DevErrorDetect configuration parameter.
- BASE: The BASE module contains the common files/definitions needed by all RTD modules.
- RESOURCE: The RESOURCE module is used to select microcontroller derivatives.
- RTE: The RTE module is used to manage the exclusive area inside PORT driver
- ECUC: The ECUC module is used for ECU configuration. RTD modules need ECUC to retrieve the variant information.
- OS: The OS module is used for OS configuration. RTD modules need OS to retrieve the application information.
- MCU: The MCU driver provides services for basic microcontroller initialization, power down functionality, reset and microcontroller specific functions required by other RTD software modules. The clocks need to be initialized prior to using the PORT driver.
- RM: The RM module is used to manage the Virtual Wrapper using in PORT driver.

5.7 Data Cache Restrictions

None.

5.8 User Mode support

- User Mode configuration in the module
- User Mode configuration in AutosarOS

5.8.1 User Mode configuration in the module

The Port module can be run from user mode if 'PortEnableUserModeSupport' is enabled in the configuration. In this case, the Port module will set the UAA bit in REG_PROT_GCR register of SIUL2_0 HW IP. In addition to setting 'PortEnableUserModeSupport' in the configuration, the application shall call the following functions as trusted functions:

Function syntax	Description	Available via
$ \begin{array}{c} Siul2_Port_Ip_SetUserAccess \hookleftarrow \\ Allowed(void) \end{array} $	Setting the user access allowed for SIUL2 registers protected by RE \leftarrow G_PROT	

5.8.2 User Mode configuration in AutosarOS

```
Call_<Function_Name>_TRUSTED (parameter1, parameter2,...)
```

That is the result of macro expansion OsIf_Trusted_Call in driver code:

#define OsIf_Trusted_Call[1-6params](name,param1,...,param6) Call_##name##_TRUSTED(param1,...,param6)

So, the following steps need to be done in AutosarOS:

- Ensure MCAL_ENABLE_USER_MODE_SUPPORT macro is defined in the build system or somewhere global.
- Define and declare all functions that need to call as trusted functions follow the naming convention above in Integration/User code. They need to visible in Os.h for the driver to call them. They will do the marshalling of the parameters and call CallTrustedFunction() in OS specific manner.
- CallTrustedFunction() will switch to privileged mode and call TRUSTED_<Function_Name>().

• TRUSTED_<Function_Name>() function is also defined and declared in Integration/User code. It will unmarshalling of the parameters to call <Function_Name>() of driver. The <Function_Name>() functions are already defined in driver and declared in <IpName>_Ip_TrustedFunctions.h. This header should be included in OS for OS call and indexing these functions.

See the sequence chart below for an example calling Linflexd_Uart_Ip_Init_Privileged() as a trusted function.




Figure 5.1 Example sequence chart for calling Linflexd_Uart_Ip_Init_Privileged as trusted function

5.9 Multicore support

The **Port** implements the "**Autosar R21-11 MCAL Multicore Distribution**" according to type III, in which the mappable element is set to Pins. For additional details, please refer to **AUTOSAR_EXP_BSWDistribution** ← **Guide**.

The **Port** and the mappable elements can be allocated to zero, one or several ECUC partitions, by means of "← **PortEcucPartionRef**". If the Port is mapped to zero ECUC partitions, the **Port** behavior reverts to single-core implementation, similar to previous Autosar versions. If the **Port** is mapped to one or more ECUC partitions, the Port enforces the following multi-core assumptions:

- 1. The Port assumes there is a single EcucPartition allocated per core. Internally, the module will use the Core ID returned by GetCoreID API to reference the appropriate global data and configuration elements.
- 2. The Port assumes the EcucCoreIDs are defined in a compact/consecutive order, starting from zero. The rationale is that the number of EcucPartitions is used for dimensioning the Port internal variables and the EcucCoreIDs are used for indexing those variables. (AR-86601 Zero based and dense IDs for OS-Cores and OS-Applications)
- 3. The Port assumes that initialization is performed on a single, designated core. Port_Init() is called only once, with a single configuration structure. (Type III).

Module requirements

- 4. The Port initialization expects the upper layer will pass the correct initialization pointer, specific to the partition in which the driver is to be used. For example: EcucPartition_1 is assigned to CoreID 1; Port_Init function will be called with configuration structure init, on Core 1.
- 5. The Port will check upon each API call if the requested resource is configured to be available on the current core, if DET error reporting is enabled.
- 6. The Port requires that all variables in NonCacheable MemMap sections be allocated accordingly, to avoid data corruption in multicore context.
- 7. The Port assumes that RTE module implements the EXCLUSIVE AREAS to be coreaware only. The rationale is that the module implementation ensures data integrity by separating the mappable elements for different cores already, thus implementing the EXCLUSIVE AREAS in a blocking manner (ex: spin-lock) on a multicore scope, might affect the performance of the drivers on the two cores, although they might access separate HW elements. For single-core scope, the EXCLUSIVE AREAS keep the same purpose as on previous AUTOSAR implementations. (to be updated per Port usecase, to be detailed/removed if some modules require such kind of functionality for critical features which cannot be atomically shared among cores).

Main API Requirements

- Main function calls within BSW scheduler
- API Requirements
- Calls to Notification Functions, Callbacks, Callouts

6.1 Main function calls within BSW scheduler

None.

6.2 API Requirements

None.

6.3 Calls to Notification Functions, Callbacks, Callouts

None.

Memory allocation

- Linker command file

7.1 Sections to be defined in Port_MemMap.h

Section name	Section type	Description
PORT_START_SEC_CODE	Code	Start of Memory Section for Code
PORT_STOP_SEC_CODE	Code	End of Memory Section for Code
PORT_START_SEC_CONFIG_DAT A_UNSPECIFIED	Configuration Data	Start of Memory Section for Config Data
PORT_STOP_SEC_CONFIG_DATA _UNSPECIFIED	Configuration Data	End of Memory Section for Config Data
PORT_START_SEC_VAR_INIT_32	Variables	Used for initialized variables which have to be aligned to 32 bit
PORT_STOP_SEC_VAR_INIT_32	Variables	End of above section
PORT_START_SEC_CONST_8	Variables	Used for variables and constants which have to be aligned to 8 bit
PORT_STOP_SEC_CONST_8	Variables	End of above section
PORT_START_SEC_CONST_16	Variables	Used for variables and constants which have to be aligned to 16 bit
PORT_STOP_SEC_CONST_16	Variables	End of above section
PORT_START_SEC_CONST_32	Variables	Used for variables and constants which have to be aligned to 32 bit
PORT_STOP_SEC_CONST_32	Variables	End of above section
PORT_START_SEC_VAR_CLEARE↔ D_UNSPECIFIED_NO_CACHEABLE	Variables	Used for uninitialized variables in shared data region which are not boolean, 8 bits, 16 bits or 32 bits. These variables are cleared to zero by start-up code.
PORT_STOP_SEC_VAR_CLEARED↔ _UNSPECIFIED_NO_CACHEABLE	Variables	End of above section

Section name	Section type	Description
PORT_START_SEC_VAR_CLEARE↔ D_UNSPECIFIED	Variables	Used for uninitialized variables which are not boolean, 8 bits, 16 bits or 32 bits. These variables are cleared to zero by start-up code.
PORT_STOP_SEC_VAR_CLEARED↔ _UNSPECIFIED	Variables	End of above section
$\begin{array}{c} \text{PORT_START_SEC_VAR_CLEARE} \leftrightarrow \\ \text{D_32} \end{array}$	Variables	Used for uninitialized variables which have to be aligned to 32 bit. These variables are cleared to zero by start-up code.
$\begin{array}{c} \text{PORT_STOP_SEC_VAR_CLEARED} \leftrightarrow \\ _32 \end{array}$	Variables	End of above section
PORT_START_SEC_CONST_UNSP↔ ECIFIED	Variables	Used for constants which are not boolean, 8 bits, 16 bits or 32 bits
PORT_STOP_SEC_CONST_UNSPE↔ CIFIED	Variables	End of above section
PORT_START_SEC_CONFIG_DAT ↔ A_8	Configuration Data	Used for constants which have to be aligned to 8 bit
PORT_STOP_SEC_CONFIG_DATA _8	Configuration Data	End of above section
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Configuration Data	Used for constants which have to be aligned to 32 bit
PORT_STOP_SEC_CONFIG_DATA _32	Configuration Data	End of above section
$\begin{array}{c} \text{PORT_START_SEC_CONFIG_DAT} \\ \text{A_}16 \end{array}$	Configuration Data	Used for constants which have to be aligned to 16 bit
PORT_STOP_SEC_CONFIG_DATA _16	Configuration Data	End of above section
PORT_START_SEC_VAR_CLEARE↔ D_16_NO_CACHEABLE	Variables	Used for uninitialized variables in shared data region which have to be aligned to 16 bit. These variables are cleared to zero by start-up code.
PORT_STOP_SEC_VAR_CLEARED↔ _16_NO_CACHEABLE	Variables	End of above section

7.2 Linker command file

Memory shall be allocated for every section defined in the driver's "<Module>"_MemMap.h.

Integration Steps

This section gives a brief overview of the steps needed for integrating this module:

- 1. Generate the required module configuration(s). For more details refer to section Files Required for Compilation
- 2. Allocate the proper memory sections in the driver's memory map header file ("<Module>"_MemMap.h) and linker command file. For more details refer to section Sections to be defined in <Module>_MemMap.h
- 3. Compile & build the module with all the dependent modules. For more details refer to section Building the Driver

External assumptions for driver

The section presents requirements that must be complied with when integrating the PORT driver into the application.

External Assumption Req ID	External Assumption Text
SWS_Port_00006	The user of the PORT Driver module shall configure the symbolic names of the port pins of the MCU. Note: Out of scope
SWS_Port_00078	The Port Driver module's environment shall call the function Port_Init first in order to initialize the port for use. Note: Out of scope
SWS_Port_00213	If Port_Init function is not called first, then no operation can occur on the MCU ports and port pins. Note: Out of scope
SWS_Port_00215	If the register can affect several hardware modules and if it is not an $\rm I/O$ register, it shall be initialised by the MCU driver. Note: Reason: These requirements are not related to PORT
SWS_Port_00217	One-time writable registers that require initialisation directly after reset shall be initialised by the startup code. Note: Reason: These requirements are not related to PORT
SWS_Port_00218	All the other registers not mentioned before, shall be initialised by the start- up code. Note: Reason: These requirements are not related to PORT
SWS_Port_00071	The Port Driver module's environment shall call the function Port_Init after a reset in order to reconfigure the ports and port pins of the MCU. Note: Out of scope sMcal
EA_RTD_00051	The application shall ensure that Port_Init() is not preemting itself or other PORT functions.
EA_RTD_00052	The application shall ensure that Port_SetPinDirection() and Port_Set \leftarrow PinMode() are not preempting themselves or one each other when called on the same port.
EA_RTD_00071	If interrupts are locked, a centralized function pair to lock and unlock interrupts shall be used.
EA_RTD_00082	When caches are enabled and data buffers are allocated in cacheable memory regions the buffers involved in DMA transfer shall be aligned with both start and end to cache line size. Note: Rationale : This ensures that no other buffers/variables compete for the same cache lines.
EA_RTD_00092	The integrator shall allocate a single EcucPartition per core or the partition in which the Port is allocated shall be exclusively mapped to a core. Note: Internally, the Port will use the Core ID returned by GetCoreID API to reference the appropriate global data and configuration elements, that is why a core should reference only one configured partition.

External assumptions for driver

External Assumption Req ID	External Assumption Text
EA_RTD_00093	The application shall define EcucCoreIDs in a compact/consecutive order, starting from zero.
EA_RTD_00095	The application shall call Port_Init() on a single, designated core, using a single configuration pointer.
EA_RTD_00096	The application shall pass the correct initialization pointer, specific to the partition in which the driver is to be used.
EA_RTD_00106	Standalone IP configuration and HL configuration of the same driver shall be done in the same project
EA_RTD_00107	The integrator shall use the IP interface only for hardware resources that were configured for standalone IP usage. Note: The integrator shall not directly use the IP interface for hardware resources that were allocated to be used in HL context.
EA_RTD_00108	The integrator shall use the IP interface to a build a CDD, therefore the BSWMD will not contain reference to the IP interface
EA_RTD_00113	When RTD drivers are integrated with AutosarOS and User mode support is enabled, the integrator shall assure that the definition and declaration of all RTD functions needed to be called as trusted functions follow the naming convention Call <function_name>TRUSTE D(parameter1,parameter2,) in Integration/User code. They need to visible in Os.h for the driver to call them. They will call RTD <function_ name="">() as trusted functions in OS specific manner.</function_></function_name>

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2023 NXP B.V.

