# Integration Manual

for S32K3 MCL Driver

Document Number: IM34MCLASR21-11 Rev0000R3.0.0 Rev. 1.0

| 1 Revision History                                       | 2  |
|--|----|
| 2 Introduction   | 3  |
| 2.1 Supported Derivatives                                | 3  |
| 2.2 Overview   | 4  |
| 2.3 About This Manual                                    | 5  |
| 2.4 Acronyms and Definitions                             | 6  |
| 2.5 Reference List                                       | 6  |
| 3 Building the driver                                    | 7  |
| 3.1 Build Options  | 7  |
| 3.1.1 GCC Compiler/Assembler/Linker Options              | 8  |
| 3.1.2 DIAB Compiler/Assembler/Linker Options             | 10 |
| 3.1.3 GHS Compiler/Assembler/Linker Options              | 12 |
| 3.1.4 IAR Compiler/Assembler/Linker Options              | 14 |
| 3.2 Files required for compilation                       | 16 |
| 3.3 Setting up the plugins                               | 19 |
| 4 Function calls to module                               | 20 |
| 4.1 Function Calls during Start-up                       | 20 |
| 4.2 Function Calls during Shutdown                       | 20 |
| 4.3 Function Calls during Wake-up                        | 20 |
| 5 Module requirements                                    | 21 |
| 5.1 Exclusive areas to be defined in BSW scheduler       | 21 |
| 5.2 Exclusive areas not available on this platform       | 29 |
| 5.3 Peripheral Hardware Requirements                     | 29 |
| 5.4 ISR to configure within AutosarOS - dependencies     | 29 |
| 5.5 ISR Macro  | 30 |
| 5.5.1 Without an Operating System                        | 30 |
| 5.5.2 With an Operating System                           | 31 |
| 5.6 Other AUTOSAR modules - dependencies                 | 31 |
| 5.7 Data Cache Restrictions                              | 32 |
| 5.8 User Mode support                                    | 32 |
| 5.8.1 User Mode configuration in the module              | 32 |
| 5.8.2 User Mode configuration in AutosarOS               | 33 |
| 5.9 Multicore support                                    | 34 |
| 6 Main API Requirements                                  | 36 |
| 6.1 Main function calls within BSW scheduler             | 36 |
| 6.2 API Requirements                                     | 36 |
| 6.3 Calls to Notification Functions, Callbacks, Callouts |    |
|  |    |

| 7 Memory allocation                           | <b>37</b> |
|---|-----------|
| 7.1 Sections to be defined in _driverMemMap.h | 37        |
| 7.2 Linker command file                       | 38        |
| 8 Integration Steps                           | 39        |
| 9 External assumptions for driver             | 40        |

NXP Semiconductors S32K3 MCL Driver

## **Revision History**

| Revision | Date       | Author       | Description  |
|----------|------------|--------------|--|
| 1.0      | 31.03.2023 | NXP RTD Team | S32K3 Real-Time Drivers AUTOSAR 4.4 & R21-11 Version 3.0.0 |

## Introduction

- Supported Derivatives
- Overview
- About This Manual
- Acronyms and Definitions
- Reference List

This Integration Manual describes the integration requirements for NXP Mcl Driver for S32K3XX.

## 2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32k310\_mqfp100
- s32k310\_lqfp48
- $s32k311_mqfp100 / MWCT2015S_mqfp100$
- s32k311\_lqfp48
- s32k312\_mqfp172 / MWCT2016S\_mqfp172
- s32k314\_mqfp172
- s32k314\_mapbga257
- s32k322\_mqfp100 / MWCT2D16S\_mqfp100
- s32k322\_mqfp172 / MWCT2D16S\_mqfp172
- s32k324\_mqfp172 / MWCT2D17S\_mqfp172
- $\bullet$  s32k324\_mapbga257

#### Introduction

- s32k341\_mqfp100
- s32k341\_mqfp172
- s32k342\_mqfp100
- s32k342\_mqfp172
- s32k344\_mqfp172
- s32k344\_mapbga257
- s32k394\_mapbga289
- $\bullet$  s32k396\_mapbga289
- s32k358\_mqfp172
- s32k358 mapbga289
- s32k328\_mqfp172
- $\bullet$  s32k328\_mapbga289
- s32k338\_mqfp172
- s32k338\_mapbga289
- s32k348\_mqfp172
- s32k348\_mapbga289
- s32m274\_lqfp64
- s32m276\_lqfp64

All of the above microcontroller devices are collectively named as S32K3.

Note: MWCT part numbers contain NXP confidential IP for Qi Wireless Power.

### 2.2 Overview

AUTOSAR (AUTomotive Open System ARchitecture) is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

#### AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

## 2.3 About This Manual

This Technical Reference employs the following typographical conventions:

- Boldface style: Used for important terms, notes and warnings.
- *Italic* style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

## 2.4 Acronyms and Definitions

| Term  | Definition                               |
|-------|--|
| API   | Application Programming Interface        |
| ASM   | Assembler                                |
| BSMI  | Basic Software Make file Interface       |
| CAN   | Controller Area Network                  |
| C/CPP | C and C++ Source Code                    |
| CS    | Chip Select                              |
| CTU   | Cross Trigger Unit                       |
| DEM   | Diagnostic Event Manager                 |
| DET   | Development Error Tracer                 |
| DMA   | Direct Memory Access                     |
| ECU   | Electronic Control Unit                  |
| FIFO  | First In First Out                       |
| LSB   | Least Signifigant Bit                    |
| MCU   | Micro Controller Unit                    |
| MIDE  | Multi Integrated Development Environment |
| MSB   | Most Significant Bit                     |
| N/A   | Not Applicable                           |
| RAM   | Random Access Memory                     |
| SIU   | Systems Integration Unit                 |
| SWS   | Software Specification                   |
| VLE   | Variable Length Encoding                 |
| XML   | Extensible Markup Language               |

## 2.5 Reference List

| #  | Title   | Version                    |
|----|---|----------------------------|
| 1  | S32K3XX Reference Manual                      | Rev.6, Draft B, 01/2023    |
| 2  | S32K3xx Data Sheet                            | Rev. 6, Draft B. 01/2023   |
| 3  | S32K396 Reference Manual                      | Rev. 2 Draft A, 11/2022    |
| 4  | S32K396 Data Sheet                            | Rev. 1.1 — 08/2022         |
| 5  | S32M27x Reference Manual                      | Rev.2, Draft A, $-02/2023$ |
| 6  | S32M2xx Data Sheet                            | Rev. 2 RC — 12/2022        |
| 7  | S32K358_0P14E Mask Set Errata                 | Rev. 28, 9/2022            |
| 8  | S32K396_0P40E Mask Set Errata                 | Rev. DEC2022, 12/2022      |
| 9  | S32K311_0P98C Mask Set Errata                 | Rev. 6/March/2023, 3/2023  |
| 10 | S32K312: Mask Set Errata for Mask 0P09C       | Rev. 25/April/2022         |
| 11 | S32K342: Mask Set Errata for Mask 0P97C       | Rev. 10, 11/2022           |
| 12 | S32K3x4: Mask Set Errata for Mask 0P55A/1P55A | Rev. 14/Oct/2022           |

## **Building the driver**

- Build Options
- Files required for compilation
- Setting up the plugins

This section describes the source files and various compilers, linker options used for building the driver.

It also explains the EB Tresos Studio plugin setup procedure.

## 3.1 Build Options

- GCC Compiler/Assembler/Linker Options
- DIAB Compiler/Assembler/Linker Options
- GHS Compiler/Assembler/Linker Options
- IAR Compiler/Assembler/Linker Options

The RTD driver files are compiled using:

- NXP GCC 10.2.0 20200723 (Build 1728 Revision g5963bc8)
- Wind River Diab Compiler 7.0.4
- Compiler Versions: Green Hills Multi 7.1.6d / Compiler 2021.1.4
- Compiler Versions: IAR ANSI C/C++ Compiler V8.50.10 (safety version)

The compiler, assembler, and linker flags used for building the driver are explained below.

The TS\_T40D34M30I0R0 part of the plugin name is composed as follows:

- T = Target\_Id (e.g. T40 identifies Cortex-M architecture)
- D = Derivative\_Id (e.g. D34 identifies S32K3 platform)
- M = SW\_Version\_Major and SW\_Version\_Minor
- $I = SW_Version_Patch$
- R = Reserved

## 3.1.1 GCC Compiler/Assembler/Linker Options

### 3.1.1.1 GCC Compiler Options

| Compiler Option                       | Description  |
|---------------------------------------|--|
| -mcpu=cortex-m7                       | Targeted ARM processor for which GCC should tune the performance of the code   |
| -mthumb                               | Generates code that executes in Thumb state  |
| -mlittle-endian                       | Generate code for a processor running in little-endian mode  |
| -mfpu=fpv5-sp-d16                     | Specifies the floating-point hardware available on the target  |
| -mfloat-abi=hard                      | Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions   |
| -std=c99                              | Specifies the ISO C99 base standard  |
| -Os                                   | Optimize for size. Enables all -O2 optimizations except those that often increase code size  |
| -ggdb3                                | Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program |
| -Wall                                 | Enables all the warnings about constructions that some users consider questionable, and that are easy to avoid (or modify to prevent the warning), even in conjunction with macros   |
| -Wextra                               | This enables some extra warning flags that are not enabled by -Wall  |
| -pedantic                             | Issue all the warnings demanded by strict ISO C. Reject all programs that use forbidden extensions. Follows the version of the ISO C standard specified by the aforementioend -std option  |
| -Wstrict-prototypes                   | Warn if a function is declared or defined without specifying the argument types  |
| -Wundef                               | Warn if an undefined identifier is evaluated in an #if directive. Such identifiers are replaced with zero  |
| -Wunused                              | Warn whenever a function, variable, label, value, macro is unused  |
| -Werror=implicit-function-declaration | Make the specified warning into an error. This option throws<br>an error when a function is used before being declared   |
| -Wsign-compare                        | Warn when a comparison between signed and unsigned values could produce an incorrect result when the signed value is converted to unsigned.  |
| -Wdouble-promotion                    | Give a warning when a value of type float is implicitly promoted to double   |
| -fno-short-enums                      | Specifies that the size of an enumeration type is at least 32 bits regardless of the size of the enumerator values.  |
| -funsigned-char                       | Let the type char be unsigned by default, when the declaration does not use either signed or unsigned  |
| -funsigned-bitfields                  | Let a bit-field be unsigned by default, when the declaration does not use either signed or unsigned  |

| Compiler Option                 | Description  |
|---------------------------------|--|
| -fno-common                     | Makes the compiler place uninitialized global variables in<br>the BSS section of the object file. This inhibits the merging<br>of tentative definitions by the linker so you get a multiple-<br>definition error if the same variable is accidentally defined in<br>more than one compilation unit |
| -fstack-usage                   | This option is only used to build test for generation Ram/ $\leftarrow$ Stack size report. Makes the compiler output stack usage information for the program, on a per-function basis  |
| -fdump-ipa-all                  | This option is only used to build test for generation Ram/← Stack size report. Enables all inter-procedural analysis dumps   |
| -с                              | Stop after assembly and produce an object file for each source file  |
| -DS32K3XX                       | Predefine S32K3XX as a macro, with definition 1  |
| -D \$ (DERIVATIVE)              | Predefine S32K3's derivative as a macro, with definition 1. For example: Predefine for S32K344 will be -DS32K344.  |
| -DGCC                           | Predefine GCC as a macro, with definition 1  |
| -DUSE_SW_VECTOR_MODE            | Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode  |
| -DD_CACHE_ENABLE                | Predefine D_CACHE_ENABLE as a macro, with definition  1. Enables data cache initalization in source file system.  c under the Platform driver  |
| -DI_CACHE_ENABLE                | Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver  |
| -DENABLE_FPU                    | Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver  |
| -DMCAL_ENABLE_USER_MODE_SUPPORT | Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configured in user mode.   |
| -sysroot=                       | Specifies the path to the sysroot, for Cortex-M7 it is /arm-none-eabi/newlib   |
| -specs=nano.specs               | Use Newlib nano specs  |
| -specs=nosys.specs              | Do not use printf/scanf  |

## 3.1.1.2 GCC Assembler Options

| Assembler Option     | Description  |
|----------------------|--|
| -Xassembler-with-cpp | Specifies the language for the following input files (rather than letting the compiler choose a default based on the file name suffix)     |
| -mcpu=cortexm7       | Targeted ARM processor for which GCC should tune the performance of the code   |
| -mfpu=fpv5-sp-d16    | Specifies the floating-point hardware available on the target  |
| -mfloat-abi=hard     | Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions |
| -mthumb              | Generates code that executes in Thumb state  |
| -с                   | Stop after assembly and produce an object file for each source file  |

### 3.1.1.3 GCC Linker Options

| Linker Option        | Description  |
|----------------------|--|
| -Wl,-Map,filename    | Produces a map file  |
| -T linkerfile        | Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)   |
| -entry=Reset_Handler | Specifies that the program entry point is Reset_Handler  |
| -nostartfiles        | Do not use the standard system startup files when linking  |
| -mcpu=cortexm7       | Targeted ARM processor for which GCC should tune the performance of the code   |
| -mthumb              | Generates code that executes in Thumb state  |
| -mfpu=fpv5-sp-d16    | Specifies the floating-point hardware available on the target  |
| -mfloat-abi=hard     | Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions   |
| -mlittle-endian      | Generate code for a processor running in little-endian mode  |
| -ggdb3               | Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program |
| -lc                  | Link with the C library  |
| -lm                  | Link with the Math library   |
| -lgcc                | Link with the GCC library  |
| -specs=nano.specs    | Use Newlib nano specs  |
| -specs=nosys.specs   | Do not use printf/scanf  |

## ${\bf 3.1.2}\quad {\bf DIAB\ Compiler/Assembler/Linker\ Options}$

## 3.1.2.1 DIAB Compiler Options

| Compiler Option        | Description  |
|------------------------|--|
| -tARMCORTEXM7MG:simple | Selects target processor (hardware single-precision, software  |
|                        | double-precision floating-point)                               |
| -mthumb                | Selects generating code that executes in Thumb state           |
| -std=c99               | Follows the C99 standard for C                                 |
| -Oz                    | Like -O2 with further optimizations to reduce code size        |
| -g                     | Generates DWARF 4.0 debug information                          |
| -fstandalone-debug     | Emits full debug info for all types used by the program        |
| -Wstrict-prototypes    | Warn if a function is declared or defined without specifying   |
|                        | the argument types   |
| -Wsign-compare         | Produce warnings when comparing signed type with un-           |
|                        | signed type  |
| -Wdouble-promotion     | Give a warning when a value of type float is implicitly pro-   |
|                        | moted to double  |
| -Wunknown-pragmas      | Issues a warning for unknown pragmas                           |
| -Wundef                | Warns if an undefined identifier is evaluated in an #if direc- |
|                        | tive. Such identifiers are replaced with zero                  |

| Compiler Option                       | Description   |
|---------------------------------------|---|
| -Wextra                               | Enables some extra warning flags that are not enabled by '-Wall'  |
| -Wall                                 | Enables all of the most useful warnings (for historical reasons this option does not literally enable all warnings)                               |
| -pedantic                             | Emits a warning whenever the standard specified by the -std option requires a diagnostic  |
| -Werror=implicit-function-declaration | Generates an error whenever a function is used before being declared  |
| -fno-common                           | Compile common globals like normal definitions  |
| -fno-signed-char                      | Char is unsigned  |
| -fno-trigraphs                        | Do not process trigraph sequences   |
| -V                                    | Displays the current version number of the tool suite   |
| -с                                    | Stop after assembly and produce an object file for each source file   |
| -DS32K3XX                             | Predefine S32K3XX as a macro, with definition 1   |
| -D \$ (DERIVATIVE)                    | Predefine S32K3's derivative as a macro, with definition 1  |
| -DDIAB                                | Predefine DIAB as a macro, with definition 1  |
| -DUSE_SW_VECTOR_MODE                  | Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode     |
| -DD_CACHE_ENABLE                      | Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system. ← c under the Platform driver     |
| -DI_CACHE_ENABLE                      | Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver |
| -DENABLE_FPU                          | Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the Platform driver                  |
| -DMCAL_ENABLE_USER_MODE_SUPPORT       | Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configured in user mode                               |

### ${\bf 3.1.2.2}\quad {\bf DIAB\ Assembler\ Options}$

| Assembler Option       | Description  |
|------------------------|--|
| -mthumb                | Selects generating code that executes in Thumb state   |
| -Xpreprocess-assembly  | Invokes C preprocessor on assembly files before running the assembler                          |
| -Xassembly-listing     | Produces an .lst assembly listing file   |
| -c                     | Stop after assembly and produce an object file for each source file                            |
| -tARMCORTEXM7MG:simple | Selects target processor (hardware single-precision, software double-precision floating-point) |

### 3.1.2.3 DIAB Linker Options

## Building the driver

| Linker Option              | Description   |  |
|----------------------------|---|--|
| -e Reset_Handler           | Make the symbol Reset_Handler be treated as a root symbol and the start label     |  |
|                            | of the application  |  |
| $linker\_script\_file.dld$ | Use linker_script_file.dld as the linker script. This script replaces the default |  |
|                            | linker script (rather than adding to it)  |  |
| -m30                       | m2 + m4 + m8 + m16  |  |
| -Xstack-usage              | Gathers and display stack usage at link time                                      |  |
| -Xpreprocess-lecl          | Perform pre-processing on linker scripts  |  |
| -Llibrary_path             | Points to the libraries location for ARMV7EMMG to be used for linking             |  |
| -lc                        | Links with the standard C library   |  |
| -lm                        | Links with the math library   |  |
| -tARMCORTEXM7MG:simple     | Selects target processor (hardware single-precision, software double-precision    |  |
|                            | floating-point)   |  |

## $3.1.3 \quad \text{GHS Compiler/Assembler/Linker Options}$

### 3.1.3.1 GHS Compiler Options

| Compiler Option  | Description   |  |
|------------------|---|--|
| -cpu=cortexm7    | Selects target processor: Arm Cortex M7   |  |
| -thumb           | Selects generating code that executes in Thumb state  |  |
| -fpu=vfpv5_d16   | Specifies hardware floating-point using the v5 version of the VFP instruction set, with 16 double-precision floating-point registers  |  |
| -fsingle         | Use hardware single-precision, software double-precision FP instructions  |  |
| -C99             | Use (strict ISO) C99 standard (without extensions)  |  |
| -ghstd=last      | Use the most recent version of Green Hills Standard mode (which enables warnings and errors that enforce a stricter coding standard than regular C and C++)   |  |
| -Osize           | Optimize for size   |  |
| -gnu_asm         | Enables GNU extended asm syntax support   |  |
| -dual_debug      | Generate DWARF 2.0 debug information  |  |
| -G               | Generate debug information  |  |
| -keeptempfiles   | Prevents the deletion of temporary files after they are used.  If an assembly language file is created by the compiler, this option will place it in the current directory instead of the temporary directory |  |
| -Wimplicit-int   | Produce warnings if functions are assumed to return int   |  |
| -Wshadow         | Produce warnings if variables are shadowed  |  |
| -Wtrigraphs      | Produce warnings if trigraphs are detected  |  |
| -Wundef          | Produce a warning if undefined identifiers are used in #if preprocessor statements  |  |
| -unsigned_chars  | Let the type char be unsigned, like unsigned char   |  |
| -unsigned_fields | Bitfelds declared with an integer type are unsigned   |  |

| Compiler Option  | Description   |  |
|--|---|--|
| -no_commons  | Allocates uninitialized global variables to a section and initializes them to zero at program startup   |  |
| -no_exceptions   | Disables C++ support for exception handling   |  |
| -no_slash_comment  | C++ style // comments are not accepted and<br>generate errors   |  |
| -prototype_errors  | Controls the treatment of functions referenced or called when no prototype has been provided  |  |
| -incorrect_pragma_warnings   | Controls the treatment of valid #pragma directives that use the wrong syntax  |  |
| -с   | Stop after assembly and produce an object file for each source file   |  |
| -DS32K3XX  | Predefine S32K3XX as a macro, with definition 1   |  |
| -D \$ (DERIVATIVE)   | Predefine S32K3's derivative as a macro, with definition 1. For example: Predefine for S32K344 will be -DS32K344.                                 |  |
| -DGHS  | Predefine GHS as a macro, with definition 1   |  |
| -DUSE_SW_VECTOR_MODE   | Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode     |  |
| -DD_CACHE_ENABLE   | Predefine D_CACHE_ENABLE as a macro, with definition  1. Enables data cache initalization in source file system.  c under the Platform driver     |  |
| -DI_CACHE_ENABLE   | Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver |  |
| -DENABLE_FPU   | Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver                   |  |
| -DMCAL_ENABLE_USER_MODE_SUPPORT Predefine MCAL_ENABLE_USER_MODE_S as a macro, with definition 1. Allows drivers to be in user mode |   |  |

### 3.1.3.2 GHS Assembler Options

| Assembler Option           | Description  |
|----------------------------|--|
| -cpu=cortexm7              | Selects target processor: Arm Cortex M7  |
| -fpu=vfpv5_d16             | Specifies hardware floating-point using the v5 version of the VFP instruction set, with 16 double-precision floating-point registers |
| -fsingle                   | Use hardware single-precision, software double-precision FP instructions   |
| -preprocess_assembly_files | Controls whether assembly files with standard extensions such as .s and .asm are preprocessed  |
| -list                      | Creates a listing by using the name and directory of the object file with the .lst extension   |
| -c                         | Stop after assembly and produce an object file for each source file  |

### 3.1.3.3 GHS Linker Options

### Building the driver

| Linker Option            | Description  |  |
|--------------------------|--|--|
| -e Reset_Handler         | Make the symbol Reset_Handler be treated as a root symbol and the start label of the application   |  |
| -T linker_script_file.ld | Use linker_script_file.ld as the linker script. This script replaces the default linker script (rather than adding to it)  |  |
| -map                     | Produce a map file   |  |
| -keepmap                 | Controls the retention of the map file in the event of a link error  |  |
| -Mn                      | Generates a listing of symbols sorted alphabetically/numerically by address  |  |
| -delete                  | Instructs the linker to remove functions that are not referenced in the final executable. The linker iterates to find functions that do not have relocations pointing to them and eliminates them                  |  |
| -ignore_debug_references | Ignores relocations from DWARF debug sections when using -delete. DWARF debug information will contain references to deleted functions that may break some third-party debuggers                                   |  |
| -Llibrary_path           | Points to library_path (the libraries location) for thumb2 to be used for linking  |  |
| -larch                   | Link architecture specific library   |  |
| -lstartup                | Link run-time environment startup routines. The source code for the<br>modules in this library is provided in the src/libstartup directory   |  |
| -lind_sd                 | Link language-independent library, containing support routines for features such as software floating point, run-time error checking, C99 complex numbers, and some general purpose routines of the ANSI C library |  |
| -V                       | Prints verbose information about the activities of the linker, including the libraries it searches to resolve undefined symbols  |  |
| -keep=C40_Ip_AccessCode  | Avoid linker remove function C40_Ip_AccessCode from Fls module because it is not referenced explicitly   |  |
| -nostartfiles            | Controls the start files to be linked into the executable  |  |

## ${\bf 3.1.4}\quad {\bf IAR~Compiler/Assembler/Linker~Options}$

## 3.1.4.1 IAR Compiler Options

| Compiler Option | Description  |  |
|-----------------|--|--|
| -cpu Cortex-M7  | Targeted ARM processor for which IAR should tune the performance of the code   |  |
| -cpu_mode thumb | Generates code that executes in Thumb state  |  |
| -endian little  | Generate code for a processor running in little-endian mode  |  |
| -fpu VFPv5-SP   | Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant.  |  |
| -e              | Enables all IAR C language extensions  |  |
| -Ohz            | Optimize for size. the compiler will emit AEABI attributes indicating the requested optimization goal. This information can be used by the linker to select smaller or faster variants of DLIB library functions |  |
| -debug          | Makes the compiler include debugging information in the object modules. Including debug information will make the object files larger  |  |

| Compiler Option                         | Description  |  |
|---|--|--|
| -no_clustering                          | Disables static clustering optimizations. Static and global variables defined within the same module will not be arranged so that variables that are accessed in the same function are close to each other |  |
| -no_mem_idioms                          | Makes the compiler not optimize certain memory access patterns   |  |
| -do_explicit_zero_opt_in_named_sections | Disable the exception for variables in user-named sections, and thus treat explicit initializations to zero as zero initializations, not copy initializations  |  |
| -require_prototypes                     | Force the compiler to verify that all functions have proper prototypes. Generates an error otherwise   |  |
| -no_wrap_diagnostics                    | Does not wrap long lines in diagnostic messages  |  |
| -diag_suppress Pa050                    | Suppresses diagnostic message Pa050  |  |
| -DS32K3XX                               | Predefine S32K3XX as a macro, with definition 1  |  |
| -D \$ (DERIVATIVE)                      | Predefine S32K3's derivative as a macro, with definition 1. For example: Predefine for S32K344 will be -DS32K344.  |  |
| -DIAR                                   | Predefine IAR as a macro, with definition 1  |  |
| -DUSE_SW_VECTOR_MODE                    | Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode.   |  |
| -DD_CACHE_ENABLE                        | Predefine D_CACHE_ENABLE as a macro, with definition  1. Enables data cache initalization in source file system.  c under the Platform driver  |  |
| -DI_CACHE_ENABLE                        | Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver  |  |
| -DENABLE_FPU                            | Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initialization in source file system.c under the Platform driver   |  |
| -DMCAL_ENABLE_USER_MODE_SUPPORT         | LE_USER_MODE_SUPPORT Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configuint user mode.   |  |

### 3.1.4.2 IAR Assembler Options

| Assembler Option | Description   |
|------------------|---|
| -cpu Cortex-M7   | Targeted ARM processor for which IAR should generate the instruction set  |
| -fpu VFPv5-SP    | Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant. |
| -cpu_mode thumb  | Selects the thumb mode for the assembler directive CODE   |
| -g               | Disables the automatic search for system include files  |
| -r               | Generates debug information   |

### 3.1.4.3 IAR Linker Options

### Building the driver

| Linker Option                | Description  |  |
|------------------------------|--|--|
| -map filename                | Produces a map file  |  |
| -config linkerfile           | Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)   |  |
| -cpu=Cortex-M7               | Selects the ARM processor variant to link the application for  |  |
| -fpu VFPv5-SP                | Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant.                        |  |
| -entry _start                | Treats _start as a root symbol and start label   |  |
| -enable_stack_usage          | Enables stack usage analysis. If a linker map file is produced, a stack usage chapter is included in the map file  |  |
| -skip_dynamic_initialization | Dynamic initialization (typically initialization of C++ objects with static storage duration) will not be performed automatically during application startup |  |
| -no_wrap_diagnostics         | Does not wrap long lines in diagnostic messages  |  |

### 3.2 Files required for compilation

This section describes the include files required to compile, assemble and link the Mcl Driver for S32K3XX micro-controllers.

To avoid integration of incompatible files, all the include files from other modules shall have the same  $AR\_MAJOR \leftarrow \_VERSION$  and  $AR\_MINOR\_VERSION$ , i.e. only files with the same AUTOSAR major and minor versions can be compiled.

#### 3.2.0.0.1 Mcl Driver Files:

```
- Mcl_TS_T40D34M30I0R0\src\CDD_Mcl.c
- Mcl_TS_T40D34M30I0R0\src\CDD_Mcl_Ipw.c
- Mcl_TS_T40D34M30I0R0\src\Dma_Ip.c
- Mcl_TS_T40D34M30I0R0\src\Dma_Ip_Driver_State.c
- Mcl_TS_T40D34M30I0R0\src\Dma_Ip_Hw_Access.c
- Mcl_TS_T40D34M30I0R0\src\Dma_Ip_Irq.c
- Mcl_TS_T40D34M30I0R0\src\Dma_Ip_Multicore.c
- Mcl_TS_T40D34M30I0R0\src\Emios_Mcl_Ip.c
- Mcl_TS_T40D34M30I0R0\src\Emios_Mcl_Ip_Irq.c
- Mcl_TS_T40D34M30I0R0\src\Flexio_Mcl_Ip.c
- Mcl_TS_T40D34M30I0R0\src\Flexio_Mcl_Ip_HwAccess.c
- Mcl_TS_T40D34M30I0R0\src\Flexio_Mcl_Ip_Irq.c
- Mcl_TS_T40D34M30I0R0\src\Lcu_Ip.c
- Mcl_TS_T40D34M30I0R0\src\Lcu_Ip_Hw_Access.c
- Mcl_TS_T40D34M30I0R0\src\Lcu_Ip_Irq.c
- Mcl_TS_T40D34M30I0R0\src\Lcu_Ip_Multicore.c
- Mcl_TS_T40D34M30I0R0\src\Trgmux_Ip.c
- Mcl_TS_T40D34M30I0R0\src\Trgmux_Ip_HwAcc.h
- Mcl_TS_T40D34M30I0R0\include\Cache_Ip.h
- Mcl_TS_T40D34M30I0R0\include\Cache_Ip_Devassert.h
- Mcl_TS_T40D34M30I0R0\include\Cache_Ip_HwAcc_ArmCoreMx.h
- Mcl_TS_T40D34M30I0R0\include\Cache_Ip_TrustedFunctions.h
- Mcl_TS_T40D34M30I0R0\include\Cache_Ip_Types.h
- Mcl_TS_T40D34M30I0R0\include\CDD_Mcl.h
- Mcl_TS_T40D34M30I0R0\include\CDD_Mcl_Ipw.h
- Mcl_TS_T40D34M30I0R0\include\CDD_Mcl_Irq.h
- Mcl_TS_T40D34M30I0R0\include\Dma_Ip.h
```

```
- Mcl_TS_T40D34M30I0R0\include\Dma_Ip_Devassert.h
- Mcl_TS_T40D34M30I0R0\include\Dma_Ip_Driver_State.h
- Mcl_TS_T40D34M30I0R0\include\Dma_Ip_Hw_Access.h
- Mcl_TS_T40D34M30I0R0\include\Dma_Ip_Hwv3_AccessInline.h
- Mcl_TS_T40D34M30I0R0\include\Dma_Ip_Irq.h
- Mcl_TS_T40D34M30I0R0\include\Dma_Ip_Multicore.h
- Mcl_TS_T40D34M30I0R0\include\Dma_Ip_TrustedFunctions.h
- Mcl_TS_T40D34M30I0R0\include\Dma_Ip_Types.h
- Mcl_TS_T40D34M30I0R0\include\Emios_Mcl_Ip.h
- Mcl_TS_T40D34M30I0R0\include\Emios_Mcl_Ip_Irq.h
- Mcl_TS_T40D34M30I0R0\include\Emios_Mcl_Ip_Types.h
- Mcl_TS_T40D34M30I0R0\include\Flexio_Mcl_Ip.h
- Mcl_TS_T40D34M30I0R0\include\Flexio_Mcl_Ip_HwAccess.h
- Mcl_TS_T40D34M30I0R0\include\Flexio_Mcl_Ip_Types.h
- Mcl_TS_T40D34M30I0R0\include\Lcu_Ip.h
- Mcl_TS_T40D34M30I0R0\include\Lcu_Ip_Devassert.h
- Mcl_TS_T40D34M30I0R0\include\Lcu_Ip_Hw_Access.h
- Mcl_TS_T40D34M30I0R0\include\Lcu_Ip_Irq.h
- Mcl_TS_T40D34M30I0R0\include\Lcu_Ip_Multicore.h
- Mcl_TS_T40D34M30I0R0\include\Lcu_Ip_Types.h
 Mcl_TS_T40D34M30I0R0\include\Mcl.h
- Mcl_TS_T40D34M30I0R0\include\Mcl_Types.h
- Mcl_TS_T40D34M30I0R0\include\Trgmux_Ip.h
- Mcl_TS_T40D34M30I0R0\include\Trgmux_Ip_Devassert.h
- Mcl_TS_T40D34M30I0R0\include\Trgmux_Ip_HwAcc.h
- Mcl_TS_T40D34M30I0R0\include\Trgmux_Ip_TrustedFunctions.h
- Mcl_TS_T40D34M30I0R0\include\Trgmux_Ip_Types.h
```

### 3.2.0.0.2 Mcl Driver Generated Files (must be generated by the user using a configuration tool):

- $\bullet \quad Cache\_Ip\_Cfg\_Defines.h$
- Cache\_Ip\_Cfg\_DeviceRegisters.h
- CDD Mcl Cfg.h
- $\bullet$  CDD\_Mcl\_Cfg\_Defines.h
- $\bullet \quad Dma\_Ip\_Cfg.h$
- Dma\_Ip\_Cfg\_Defines.h
- $\bullet \quad Dma\_Ip\_Cfg\_DeviceRegistersV3.h$
- Dma\_Ip\_Cfg\_Devices.h
- Emios\_Mcl\_Ip\_Cfg.h
- $\bullet$  Emios\_Mcl\_Ip\_CfgDefines.h
- Emios\_Mcl\_Ip\_Cfg\_DeviceRegisters.h
- Flexio\_Mcl\_Ip\_Cfg.h
- Flexio\_Mcl\_Ip\_Cfg\_Defines.h
- Flexio Mcl Ip Cfg DeviceRegisters.h
- Lcu\_Ip\_Cfg.h
- Lcu\_Ip\_Cfg\_Defines.h
- Lcu Ip Features.h

### Building the driver

- $Lcu_Ip_Regs.h$
- Trgmux\_Ip\_Cfg.h
- Trgmux\_Ip\_Cfg\_Defines.h
- Trgmux\_Ip\_Cfg\_DeviceRegisters.h
- $\bullet \quad CDD\_Mcl\_Cfg.c$
- Dma Ip Cfg.c
- Lcu\_Ip\_Cfg.c
- Trgmux\_Ip\_Cfg.c

#### Note

As a deviation from the standard:

- Mcl\_[VariantName]\_PBcfg.c, Lcu\_Ipw\_[VariantName]\_PBcfg.c, Dma\_Ip\_[VariantName]\_PBcfg.c These files will contain the definition for all parameters that are variant aware, independent of the configuration class that will be selected (PC, LT, PB)
- Dma\_Ip\_Cfg.c This file will contain the definition for all configuration structures containing only variables that are not variant aware, configured and generated only once. This file alone does not contain the whole structure needed by Mcl\_Init function to configure the driver. Based on the number of variants configured in the EcuC, there can be more than one configuration structure for one module even for VariantPreCompile.

#### 3.2.0.0.3 Base Files:

- BaseNXP TS T40D34M30I0R0\include\Platform Types.h
- BaseNXP TS T40D34M30I0R0\include\Soc Ips.h
- BaseNXP TS T40D34M30I0R0\include\Std Types.h
- BaseNXP\_TS\_T40D34M30I0R0 $\$ include $\$ OsIf.h
- BaseNXP\_TS\_T40D34M30I0R0\generate\_PC\include\modules.h

#### 3.2.0.0.4 DEM Files:

- Dem\_TS\_T $40D34M30I0R0\$ include\Dem.h
- Dem TS T40D34M30I0R0\include\Dem Types.h
- Dem TS T40D34M30I0R0\generate PC\include\Dem IntErrId.h
- Dem TS  $T40D34M30I0R0\src\Dem.c$

### 3.2.0.0.5 DET Files:

- Det\_TS\_T40D34M30I0R0\src\Det.c

#### 3.2.0.0.6 RTE Files:

- Rte\_TS\_T40D34M30I0R0\include\SchM\_Mcl.h
- Rte\_TS\_T40D34M30I0R0\src\SchM\_Mcl.c

## 3.3 Setting up the plugins

The MCL driver was designed to be configured by using the EB Tresos Studio (version EB tresos Studio 29.0.0 or later.)

#### Steps to generate the configuration:

- 1. Copy the following module folders into the Tresos plugins folder:
  - BaseNXP TS T40D34M30I0R0
  - Dem TS T40D34M30I0R0
  - $\bullet \quad \mathrm{Det} \_\mathrm{TS} \_\mathrm{T40D34M30I0R0}$
  - $\bullet \ \ Resource\_TS\_T40D34M30I0R0$
  - $\bullet \quad Rte\_TS\_T40D34M30I0R0$
  - $\bullet \quad Mcu\_TS\_T40D34M30I0R0$
  - Platform\_TS\_T40D34M30I0R0
- 2. Set the desired Tresos Output location folder for the generated sources and header files.
- 3. Use the EB tresos Studio GUI to modify ECU configuration parameters values.
- 4. Generate the configuration files.

## Function calls to module

- Function Calls during Start-up
- Function Calls during Shutdown
- Function Calls during Wake-up

## 4.1 Function Calls during Start-up

None.

4.2 Function Calls during Shutdown

None.

4.3 Function Calls during Wake-up

None.

## Module requirements

- Exclusive areas to be defined in BSW scheduler
- Exclusive areas not available on this platform
- Peripheral Hardware Requirements
- ISR to configure within AutosarOS dependencies
- ISR Macro
- Other AUTOSAR modules dependencies
- Data Cache Restrictions
- User Mode support
- Multicore support

### 5.1 Exclusive areas to be defined in BSW scheduler

In the current implementation, MCL is using the services of Schedule Manager (SchM) for entering and exiting the exclusive areas. The following critical regions are used in the MCL driver:

Exclusive Areas are used in High level driver layer (HLD)

MCL\_EXCLUSIVE\_AREA\_00 is used in function Mcl\_Init to protect the DMA\_MP\_CSR register from read/modify/write operation in Dma\_Ip\_Init.

MCL\_EXCLUSIVE\_AREA\_01 is used in function Mcl\_DeInit to protect the DMA\_MP\_CSR register from read/modify/write operation in Dma\_Ip\_Deinit.

MCL\_EXCLUSIVE\_AREA\_02 is used in function Mcl\_SetDmaInstanceCommand to protect DMA\_MP\_← CSR register from read/modify/write operation in Dma\_Ip\_SetLogicInstanceCommand.

MCL\_EXCLUSIVE\_AREA\_04 is used in function Mcl\_DeInit to protect All TCDx\_WORDs, DMA\_MP\_← CH\_GRPRI and DMAMUX\_CHCFG register from read/modify/write operation in Dma\_Ip\_LogicChannelDeinit.

#### Module requirements

- $$\label{eq:mcl_exclusive_area} \begin{split} \mathbf{MCL\_EXCLUSIVe\_AREA\_05} \text{ is used in function } \mathbf{Mcl\_SetDmaChannelCommand to protect } \mathbf{TCDx.8TH\_} \leftarrow \\ \mathbf{WORD } \text{ register from } \mathbf{read/modify/write operation in } \mathbf{Dma\_Ip\_SetLogicChannelCommand.} \end{split}$$
- $MCL\_EXCLUSIVE\_AREA\_06$  is used in function  $Mcl\_GetDmaChannelStatus$  to protect  $TCDx.8TH\_ \leftarrow WORD$  register from read/modify/write operation in  $Dma\_Ip\_GetLogicChannelStatus$ .
- $\label{local_modified_modified} \begin{tabular}{ll} MCL\_EXCLUSIVE\_AREA\_07 is used in function Mcl\_SetDmaChannelGlobalList to protect DMA\_MP\_ $\leftarrow$ CH\_GRPRI, DMAMUX\_CHCFG and TCDx.8TH\_WORD register from read/modify/write operation in Dma\_ $\leftarrow$ Ip\_SetLogicChannelGlobalList. \end{tabular}$
- $MCL\_EXCLUSIVE\_AREA\_08$  is used in function Mcl\_SetDmaChannelGlobalList to protect All  $TCDx\_ \leftarrow WORDs$  register from read/modify/write operation in Dma\_Ip\_SetLogicChannelGlobalList.
- MCL\_EXCLUSIVE\_AREA\_09 is used in function Mcl\_SetDmaChannelScatterGatherList to protect All TCDx\_WORDs register from read/modify/write operation in Dma\_Ip\_SetLogicChannelScatterGatherList.
- MCL\_EXCLUSIVE\_AREA\_11 is used in function Mcl\_SetDmaChannelScatterGatherConfig to protect All TCDx\_WORDs register from read/modify/write operation in Dma\_Ip\_SetLogicChannelScatterGatherConfig.
- MCL\_EXCLUSIVE\_AREA\_12 is used in function Mcl\_Init to protect All TCDx\_WORDs register from read/modify/write operation in Static\_Dma\_Ip\_SetLogicChannelScatterGatherInit.
- MCL\_EXCLUSIVE\_AREA\_13 is used in function Mcl\_CacheEnable to protect S32\_SCB\_CCR register from read/modify/write operation in Cache Ip Enable.
- $\label{local_modify_write_area} \begin{tabular}{ll} MCL\_EXCLUSIVE\_AREA\_14 is used in function Mcl\_CacheDisable to protect S32\_SCB\_CCR register from read/modify/write operation in Cache\_Ip\_Disable. \end{tabular}$
- MCL\_EXCLUSIVE\_AREA\_15 is used in function Mcl\_CacheInvalidate to protect S32\_SCB\_CSSELR and S32\_SCB\_ICIALLU register from read/modify/write operation in Cache\_Ip\_Invalidate.
- MCL\_EXCLUSIVE\_AREA\_16 is used in function Mcl\_CacheClean to protect S32\_SCB\_CSSELR and S32← SCB\_ICIALLU register from read/modify/write operation in Cache\_Ip\_Clean.
- MCL\_EXCLUSIVE\_AREA\_17 is used in function Mcl\_CacheInvalidateByAddr to protect S32\_SCB\_← CSSELR and S32\_SCB\_ICIMVAU register from read/modify/write operation in Cache\_Ip\_InvalidateByAddr.
- MCL\_EXCLUSIVE\_AREA\_18 is used in function Mcl\_CacheCleanByAddr to protect S32\_SCB\_CSSELR and S32\_SCB\_ICIMVAU register from read/modify/write operation in Cache\_Ip\_CleanByAddr.
- MCL\_EXCLUSIVE\_AREA\_19 is used in function Mcl\_Init to protect TRGMUXn register from read/modify/write operation in Trgmux Ip Init.
- MCL\_EXCLUSIVE\_AREA\_20 is used in function Mcl\_SetTrgMuxInput to protect TRGMUXn register from read/modify/write operation in Trgmux\_Ip\_SetInput.
- MCL\_EXCLUSIVE\_AREA\_21 is used in function Mcl\_SetTrgMuxLock to protect TRGMUXn register from read/modify/write operation in Trgmux\_Ip\_SetLock.
- MCL\_EXCLUSIVE\_AREA\_39 is used in function Mcl\_Init to protect CTRL register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_40 is used in function Mcl\_Init to protect CTRL register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_41 is used in function Mcl\_Init to protect CTRL register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_42 is used in function Mcl\_Init to protect SHIFTEIEN register from read/modify/write operation in Flexio Mcl Ip InitDevice.

MCL\_EXCLUSIVE\_AREA\_43 is used in function Mcl\_Init to protect SHIFTSIEN register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_44 is used in function Mcl\_Init to protect SHIFTSDEN register from read/modify/write operation in Flexio Mcl Ip InitDevice.

MCL\_EXCLUSIVE\_AREA\_45 is used in function Mcl\_Init to protect TIMIEN register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

MCL\_EXCLUSIVE\_AREA\_46 is used in function Mcl\_Init to protect TIMERSDEN register from read/modify/write operation in Flexio\_Mcl\_Ip\_InitDevice.

Exclusive Areas implemented in Low level driver layer (IPL)

MCL\_EXCLUSIVE\_AREA\_00 is used in function Dma\_Ip\_Init() to protect the updates for:

• DMA\_MP\_CSR

MCL\_EXCLUSIVE\_AREA\_01 is used in function Dma\_Ip\_Deinit() to protect the updates for:

• DMA\_MP\_CSR

MCL\_EXCLUSIVE\_AREA\_02 is used in function Dma\_Ip\_SetLogicInstanceCommand() to protect the updates for:

• DMA\_MP\_CSR

MCL\_EXCLUSIVE\_AREA\_04 is used in function Dma\_Ip\_LogicChannelDeinit() to protect the updates for:

- All TCDx\_WORDs
- DMA\_MP\_CH\_GRPRI
- DMAMUX CHCFG

 $\label{local_matter_matter_matter} \mathbf{MCL\_EXCLUSIVE\_AREA\_05} \text{ is used in function } \mathbf{Dma\_Ip\_SetLogicChannelCommand}() \text{ to protect the updates for:}$ 

• TCDx.8TH WORD

### Module requirements

MCL\_EXCLUSIVE\_AREA\_06 is used in function Dma\_Ip\_GetLogicChannelStatus() to protect the updates for:

• TCDx.8TH\_WORD

MCL\_EXCLUSIVE\_AREA\_07 is used in function Dma\_Ip\_SetLogicChannelGlobalList() to protect the updates for:

- DMA\_MP\_CH\_GRPRI
- DMAMUX\_CHCFG
- TCDx.8TH\_WORD

 $MCL\_EXCLUSIVE\_AREA\_08$  is used in function  $Dma\_Ip\_SetLogicChannelTransferList()$  to protect the updates for:

• All TCDx\_WORDs

MCL\_EXCLUSIVE\_AREA\_09 is used in function Dma\_Ip\_SetLogicChannelScatterGatherList() to protect the updates for:

• All TCDx\_WORDs

MCL\_EXCLUSIVE\_AREA\_11 is used in function Dma\_Ip\_SetLogicChannelScatterGatherConfig() to protect the updates for:

• All TCDx\_WORDs

MCL\_EXCLUSIVE\_AREA\_12 is used in function Static\_Dma\_Ip\_SetLogicChannelScatterGatherInit() to protect the updates for:

• All TCDx\_WORDs

MCL\_EXCLUSIVE\_AREA\_13 is used in function Cache\_Ip\_Enable() to protect the updates for:

• S32\_SCB\_CCR

MCL\_EXCLUSIVE\_AREA\_14 is used in function Cache\_Ip\_Disable() to protect the updates for:

• S32\_SCB\_CCR

MCL\_EXCLUSIVE\_AREA\_15 is used in function Cache\_Ip\_Invalidate() to protect the updates for:

• S32 SCB CSSELR

• S32 SCB ICIALLU

MCL\_EXCLUSIVE\_AREA\_16 is used in function Cache\_Ip\_Clean() to protect the updates for:

- S32\_SCB\_CSSELR
- S32\_SCB\_ICIALLU

MCL\_EXCLUSIVE\_AREA\_17 is used in function Cache\_Ip\_InvalidateByAddr() to protect the updates for:

- S32\_SCB\_CSSELR
- S32\_SCB\_ICIMVAU

MCL\_EXCLUSIVE\_AREA\_18 is used in function Cache\_Ip\_CleanByAddr() to protect the updates for:

- S32 SCB CSSELR
- S32\_SCB\_ICIMVAU

MCL\_EXCLUSIVE\_AREA\_19 is used in function Trgmux\_Ip\_Init() to protect the updates for:

• TRGMUXn

MCL\_EXCLUSIVE\_AREA\_20 is used in function Trgmux\_Ip\_SetInput() to protect the updates for:

• TRGMUXn

MCL\_EXCLUSIVE\_AREA\_21 is used in function Trgmux\_Ip\_SetLock() to protect the updates for:

• TRGMUXn

 $\label{local_matter_model} \mathbf{MCL\_EXCLUSIVE\_AREA\_22} \ \ \mathrm{is} \ \ \mathrm{used} \ \ \mathrm{in} \ \ \mathrm{function} \ \ \mathrm{Lcu\_Ip\_SetSyncInputSwOverrideEnable}() \ \ \mathrm{to} \ \ \mathrm{protect} \ \ \mathrm{the} \ \ \mathrm{updates} \ \ \mathrm{for} :$ 

• SWEN

 $\label{local_matter_model} \mathbf{MCL\_EXCLUSIVE\_AREA\_23} \ \ \mathrm{is} \ \ \mathrm{used} \ \ \mathrm{in} \ \ \mathrm{function} \ \ \mathrm{Lcu\_Ip\_SetSyncInputSwOverrideValue}() \ \ \mathrm{to} \ \ \mathrm{protect} \ \ \mathrm{the} \ \ \mathrm{updates} \ \ \mathrm{for} :$ 

• SWVALUE

MCL\_EXCLUSIVE\_AREA\_24 is used in function Lcu\_Ip\_SetSyncInputSwSyncMode() to protect the updates for:

### Module requirements

• LC SCTRL

MCL\_EXCLUSIVE\_AREA\_25 is used in function Lcu\_Ip\_SetSyncOutputDebugMode() to protect the updates for:

DBGEN

MCL\_EXCLUSIVE\_AREA\_26 is used in function Lcu\_Ip\_SetSyncOutputForceInputSensitivity() to protect the updates for:

• LC\_FCTRL

 $\label{local_matter_mode} \mathbf{MCL\_EXCLUSIVE\_AREA\_27} \ \ \mathrm{is} \ \ \mathrm{used} \ \ \mathrm{in} \ \ \mathrm{function} \ \ \mathrm{Lcu\_Ip\_SetSyncOutputForceClearingMode}() \ \ \mathrm{to} \ \ \mathrm{protect}$  the updates for:

• LC\_FCTRL

 $\label{local_matter_model} \mathbf{MCL\_EXCLUSIVE\_AREA\_28} \ \ \mathrm{is} \ \ \mathrm{used} \ \ \mathrm{in} \ \ \mathrm{function} \ \ \mathrm{Lcu\_Ip\_SetSyncOutputForceSyncSelect}() \ \ \mathrm{to} \ \ \mathrm{protect} \ \ \mathrm{the} \ \ \mathrm{updates} \ \ \mathrm{for} :$ 

• LC FCTRL

MCL\_EXCLUSIVE\_AREA\_29 is used in function Lcu\_Ip\_SetSyncOutputPolarity() to protect the updates for:

• LC\_OUTPOL

MCL\_EXCLUSIVE\_AREA\_30 is used in function Lcu\_Ip\_SetSyncOutputForceDma() to protect the updates for:

• LC\_INTDMAE

MCL\_EXCLUSIVE\_AREA\_31 is used in function Lcu\_Ip\_SetSyncOutputForceInt() to protect the updates for:

• LC\_INTDMAE

 $\label{local_matter} \mathbf{MCL\_EXCLUSIVE\_AREA\_32} \text{ is used in function } \mathbf{Lcu\_Ip\_SetSyncOutputLutDma}() \text{ to protect the updates for:}$ 

• LC\_INTDMAE

MCL\_EXCLUSIVE\_AREA\_33 is used in function Lcu\_Ip\_SetSyncOutputLutInt() to protect the updates for:

• LC\_INTDMAE

MCL\_EXCLUSIVE\_AREA\_34 is used in function Lcu\_Ip\_SetSyncOutputFallFilter() to protect the updates for:

• LC\_FILT

MCL\_EXCLUSIVE\_AREA\_35 is used in function Lcu\_Ip\_SetSyncOutputRiseFilter() to protect the updates for:

• LC\_FILT

MCL\_EXCLUSIVE\_AREA\_36 is used in function Lcu\_Ip\_SetAsyncInputList() to protect the updates for:

- LC\_SCTRL
- SWEN
- SWVALUE

MCL\_EXCLUSIVE\_AREA\_37 is used in function Lcu\_Ip\_SetAsyncOutputList() to protect the updates for:

- LC FILT
- LC\_INTDMAE
- LC\_OUTPOL
- LC FCTRL
- OUTEN
- DBGEN

 $\label{local_matter_model} \mathbf{MCL\_EXCLUSIVE\_AREA\_38} \ \ \mathrm{is} \ \ \mathrm{used} \ \ \mathrm{in} \ \ \mathrm{function} \ \ \mathrm{Lcu\_Ip\_SetSyncOutputEnable()} \ \ \mathrm{to} \ \ \mathrm{protect} \ \ \mathrm{the} \ \ \mathrm{updates} \ \ \mathrm{for} ;$ 

• OUTEN

 $\label{local_matter_model} \mathbf{MCL\_EXCLUSIVE\_AREA\_39} \text{ is used in function } \mathbf{Flexio\_Mcl\_Ip\_SetSoftwareReset}() \text{ to protect the updates for:}$ 


• CTRL

 $\label{local_matter_model} \mathbf{MCL\_EXCLUSIVE\_AREA\_40} \text{ is used in function } \mathbf{Flexio\_Mcl\_Ip\_SetDebugEnable()} \text{ to protect the updates for:}$ 

• CTRL

| Module requirements   |
|---|
| $\label{local_matter_model} \mathbf{MCL\_EXCLUSIVE\_AREA\_41} \text{ is used in function } \mathbf{Flexio\_Mcl\_Ip\_SetEnable()} \text{ to protect the updates for:}$ |
| • CTRL  |
| MCL_EXCLUSIVE_AREA_42 is used in function Flexio_Mcl_Ip_SetShifterErrorInterrupt() to protect the updates for:  |
| • SHIFTEIEN   |
| MCL_EXCLUSIVE_AREA_43 is used in function Flexio_Mcl_Ip_SetShifterInterrupt() to protect the updates for:   |
| • SHIFTSIEN   |
| MCL_EXCLUSIVE_AREA_44 is used in function Flexio_Mcl_Ip_SetShifterDMARequest() to protect the updates for:  |
| • SHIFTSDEN   |
| $\begin{tabular}{lllllllllllllllllllllllllllllllllll$   |
| • TIMIEN  |
| MCL_EXCLUSIVE_AREA_46 is used in function Flexio_Mcl_Ip_SetTimerDMARequest() to protect the updates for:  |

• IMERSDEN



(Extracted table from RTD\_MCL\_EXCLUSIVE\_AREAS.xlsx)

## 5.2 Exclusive areas not available on this platform

None.

## 5.3 Peripheral Hardware Requirements

None.

## 5.4 $\,$ ISR to configure within AutosarOS - dependencies

The following ISRs are used by the Mcl Driver when interrupts are switched on (the driver can also be run in polling mode):

| ISR Name             | NVIC Interrupt ID |
|----------------------|-------------------|
| Dma0_Ch0_IRQHandler  | 4                 |
| Dma0_Ch1_IRQHandler  | 5                 |
| Dma0_Ch2_IRQHandler  | 6                 |
| Dma0_Ch3_IRQHandler  | 7                 |
| Dma0_Ch4_IRQHandler  | 8                 |
| Dma0_Ch5_IRQHandler  | 9                 |
| Dma0_Ch6_IRQHandler  | 10                |
| Dma0_Ch7_IRQHandler  | 11                |
| Dma0_Ch8_IRQHandler  | 12                |
| Dma0_Ch9_IRQHandler  | 13                |
| Dma0_Ch10_IRQHandler | 14                |
| Dma0_Ch11_IRQHandler | 15                |
| Dma0_Ch12_IRQHandler | 16                |
| Dma0_Ch13_IRQHandler | 17                |
| Dma0_Ch14_IRQHandler | 18                |
| Dma0_Ch15_IRQHandler | 19                |
| Dma0_Ch16_IRQHandler | 20                |
| Dma0_Ch17_IRQHandler | 21                |
| Dma0_Ch18_IRQHandler | 22                |
| Dma0_Ch19_IRQHandler | 23                |
| Dma0_Ch20_IRQHandler | 24                |
| Dma0_Ch21_IRQHandler | 25                |
| Dma0_Ch22_IRQHandler | 26                |
| Dma0_Ch23_IRQHandler | 27                |
| Dma0_Ch24_IRQHandler | 28                |
| Dma0_Ch25_IRQHandler | 29                |
| Dma0_Ch26_IRQHandler | 30                |
| Dma0_Ch27_IRQHandler | 31                |
| Dma0_Ch28_IRQHandler | 32                |
| Dma0_Ch29_IRQHandler | 33                |
| Dma0_Ch30_IRQHandler | 34                |
| Dma0_Ch31_IRQHandler | 35                |

## 5.5 ISR Macro

RTD drivers use the ISR macro to define the functions that will process hardware interrupts. Depending on whether the OS is used or not, this macro can have different definitions.

5.5.1 Without an Operating System The macro \_USING\_OS\_AUTOSAROS\_ must not be defined.

### 5.5.1.1 Using Software Vector Mode

The macro \_USE\_SW\_VECTOR\_MODE\_ must be defined and the ISR macro is defined as:

#define ISR(IsrName) void IsrName(void)

In this case, the drivers' interrupt handlers are normal C functions and their prologue/epilogue will handle the context save and restore.

### 5.5.1.2 Using Hardware Vector Mode

The macro \_USE\_SW\_VECTOR\_MODE\_ must not defined and the ISR macro is defined as:

#define ISR(IsrName) INTERRUPT\_FUNC void IsrName(void)

In this case, the drivers' interrupt handlers must also handle the context save and restore.

**5.5.2** With an Operating System Please refer to your OS documentation for description of the ISR macro.

## 5.6 Other AUTOSAR modules - dependencies

- Mcu: The Microcontroller Unit Driver (MCU Driver) is primarily responsible for initializing and controlling the chips internal clock sources and clock prescalers. The clock frequency may affect the Trigger frequency, Conversion time and Sampling time.
- Det: If development error detection for the MCL module is enabled: The MCL module shall raise errors to the Development Error Tracer (DET) whenever a development error is encountered by this module.
- Base: The Base module contains the common files/definitions needed by all RTD modules.
- Resource: is required to select processor derivative. Current MCL driver has support for the following derivatives, everyone having attached a Resource file: s32k310\_mqfp100, s32k310\_lqfp48, s32k311\_c mqfp100, s32k311\_lqfp48, s32k312\_mqfp100, s32k312\_mqfp172, s32k314\_mqfp172, s32k314\_mqfp172, s32k314\_mqfp100, s32k312\_mqfp172, s32k322\_mqfp100, s32k322\_mqfp172, s32k324\_mqfp172, s32k324\_mqfp172, s32k344\_mqfp172, s32k344\_mqfp172, s32k344\_mapbga257, s32k344\_mapbga257, s32k342\_mqfp172, s32k342\_mqfp172, s32k344\_mapbga289, s32k396\_mapbga289, s32k396\_mapbga289, s32k396\_mapbga289, s32k338\_mqfp172, s32k348\_mqfp172, s32k348\_mapbga289, s32k328\_mqfp174, s32k328\_mqfp175, s32k328\_mapbga289, s32k328\_mqfp176.
- Rte: Used to manage the exclusive area inside MCL module.
- EcuC: This module is required for configuring the variant handling in Tresos.
- Os: This module is required for configuring the Partition mapping with core ID in Tresos.
- Plarform: This module is required for configuring the Interrupt controller in Tresos.

### 5.7 Data Cache Restrictions

In the DMA transfer mode, DMA transfers may issue cache coherency problems. To avoid possible coherency issues when D-CACHE is enabled, the user shall ensure that the buffers used as TCD source and destination are allocated in the NON-CACHEABLE area (by means of \_driver\_\_\_Memmap).

### 5.8 User Mode support

- User Mode configuration in the module
- User Mode configuration in AutosarOS

# **5.8.1** User Mode configuration in the module The Mcl can be run in user mode if the following steps are performed:

- Enable MclEnableUserModeSupport from the configuration
- Call the following functions as trusted functions:

| Function syntax  | Description  | Available via               |
|--|--|-----------------------------|
| $ \begin{array}{ccc} \text{void} & \text{Mcl\_Dma\_SetUserAccess} \hookrightarrow \\ \text{Allowed(void)} \end{array} $  | For seting the user access allowed for DMA registers protected by REG $\leftarrow$ _PROT | Dma_Ip_TrustedFunctions.h   |
|  | Enable Instruction Cache   |                             |
|  | Disable Instruction Cache  |                             |
|  | Invalidate Instruction Cache   | Cache Ip TrustedFunctions.h |
|  | Clean Instruction Cache  | Cache_ip_frustedrunctions.n |
| void hwAcc_ArmCoreMx_← InstructionCacheInvalidateBy← Addr(const uint32 addr, const uint32 length)                        | Invalidate Instruction Cache By Address  |                             |
| void hwAcc_ArmCoreMx← _InstructionCacheCleanBy← Addr(const boolean enInvalidate, const uint32 addr, const uint32 length) | Clean Instruction Cache By Address   |                             |
| void hwAcc_ArmCoreMx_Data←<br>CacheEnable(void)  | Enable Data Cache  |                             |
| void hwAcc_ArmCoreMx_Data←<br>CacheDisable(void)   | Disable Data Cache   |                             |
| void hwAcc_ArmCoreMx_Data←<br>CacheInvalidate(void)  | Invalidate Data Cache  | Cache Ip TrustedFunctions.h |

| Function syntax  | Description                      | Available via                |
|--|----------------------------------|------------------------------|
|  | Clean Data Cache                 |                              |
| void hwAcc_ArmCoreMx_Data←<br>CacheInvalidateByAddr(const<br>uint32 addr, const uint32 length)                           | Invalidate Data Cache By Address |                              |
| void hwAcc_ArmCoreMx_Data←<br>CacheCleanByAddr(const boolean<br>enInvalidate, const uint32 addr,<br>const uint32 length) | Clean Data Cache By Address      |                              |
|  | Initialize the Trgmux            |                              |
| void hwAcc_SetInputForOutput(←<br>TRGMUX_Type * const pTrgmux,<br>const uint32 Input, const uint32<br>Output)            | Mapping the Input for the Output | Trgmux_Ip_TrustedFunctions.h |
| void hwAcc_SetLockForOutput(←<br>TRGMUX_Type * const pTrgmux,<br>const uint32 Output)                                    | Lock the Output                  |                              |
| boolean hwAcc_GetLockFor←<br>Output(const TRGMUX_Type<br>* const pTrgmux, const uint32<br>Output)                        | Get Lock status for the Output   |                              |

Note: All of Cache functions are static inline function to avoid using stack. Because cache will work incorrectly when using stack. If user want to use cache with stack, the stack have to be pushed into non-cache memory section. When Using GCC or diab commpiler the integrator must ensure that the Cache APIs are properly inlined (forced inline).

### 5.8.2 User Mode configuration in AutosarOS

```
Call_<Function_Name>_TRUSTED (parameter1, parameter2,...)
```

That is the result of macro expansion OsIf\_Trusted\_Call in driver code:

```
#define OsIf_Trusted_Call[1-6params](name,param1,...,param6) Call_##name##_TRUSTED(param1,...,param6)
```

So, the following steps need to be done in AutosarOS:

• Ensure MCAL\_ENABLE\_USER\_MODE\_SUPPORT macro is defined in the build system or somewhere global.

#### Module requirements

- Define and declare all functions that need to call as trusted functions follow the naming convention above in Integration/User code. They need to visible in Os.h for the driver to call them. They will do the marshalling of the parameters and call CallTrustedFunction() in OS specific manner.
- CallTrustedFunction() will switch to privileged mode and call TRUSTED\_<Function\_Name>().
- TRUSTED\_<Function\_Name>() function is also defined and declared in Integration/User code. It will unmarshalling of the parameters to call <Function\_Name>() of driver. The <Function\_Name>() functions are already defined in driver and declared in <IpName>\_Ip\_TrustedFunctions.h. This header should be included in OS for OS call and indexing these functions.

See the sequence chart below for an example calling Linflexd\_Uart\_Ip\_Init\_Privileged() as a trusted function.




Figure 5.1 Example sequence chart for calling Linflexd\_Uart\_Ip\_Init\_Privileged as trusted function

## 5.9 Multicore support

- 1. The Mcl implements the "Autosar 4.7 MCAL Multicore Distribution" according to type III, in which the mappable element is set to Hw\_Unit for DMA Ip, eMIOS Ip, Lcu Ip and TrgMux Ip. For additional details, please refer to AUTOSAR\_EXP\_BSWDistributionGuide.
- 2. The Mcl and the mappable elements can be allocated to zero, one or several ECUC partitions, by means of "MclEcucPartionRef". If the Mcl is mapped to zero ECUC partitions, the Mcl behavior reverts to single-core implementation, similar to previous Autosar versions. If the Mcl is mapped to one or more ECUC partitions, the Mcl enforces the following multi-core assumptions: The Mcl assumes there is a single EcucPartition allocated per core. Internally, the module will use the Core ID returned by GetCoreID API to reference the appropriate global data and configuration elements. The Mcl assumes the EcucCoreIDs are defined in a compact/consecutive order, starting from zero. The rationale is that the number of EcucPartitions is used for dimensioning the Gpt internal variables and the EcucCoreIDs are used for indexing those variables. (AR-86601 Zero based and dense IDs for OS-Cores and OSApplications). The Mcl assumes that initialization is performed on a single, designated core, Mcl Init() it is called only once, with a single configuration structure (Type III). The Mcl initialization

#### Module requirements

expects the upper layer will pass the correct initialization pointer, specific to the partition in which the driver is to be used. For example EcucPartition\_1 is assigned to CoreID 1; Mcl\_Init function will be called with configuration structure init, on Core 1. The Mcl will check upon each API call if the requested resource is configured to be available on the current core, if DET error reporting is enabled. The Mcl requires that all variables in NonCacheable MemMap sections be allocated accordingly, to avoid data corruption in multicore context. The Mcl assumes that RTE module implements the EXCLUSIVE AREAS to be coreaware only. The rationale is that the module implementation ensures data integrity by separating the mappable elements for different cores already, thus implementing the EXCLUSIVE AREAS in a blocking manner (ex spin-lock) on a multicore scope, might affect the performance of the drivers on the two cores, although they might access separate HW elements. For single-core scope, the EXCLUSIVE AREAS keep the same purpose as on previous AUTOSAR implementations. (to be updated per Mcl usecase, to be detailed,removed if some modules require such kind of functionality for critical features which cannot be atomically shared among cores).

## **Main API Requirements**

- Main function calls within BSW scheduler
- API Requirements
- Calls to Notification Functions, Callbacks, Callouts

### 6.1 Main function calls within BSW scheduler

None.

## 6.2 API Requirements

None.

## 6.3 Calls to Notification Functions, Callbacks, Callouts

```
- Dma_Ip_Callback is called by DMA handler after having an interrupt occurs.
```

## **Memory allocation**

- Sections to be defined in  $\_driver\_\_MemMap.h$
- Linker command file

## $7.1 \quad Sections \ to \ be \ defined \ in \ \_driver\_\_MemMap.h$

| Section name  | Type of section    | Description  |
|---|--------------------|--|
| MCL_START_SEC_CODE                                      | Code               | Start of memory Section for Code   |
| MCL_STOP_SEC_CODE                                       | Code               | End of memory Section for Code   |
| MCL_START_SEC_CONFIG_DATA_← UNSPECIFIED                 | Configuration Data | Start of Memory Section for Config Data  |
| MCL_STOP_SEC_CONFIG_DATA_←<br>UNSPECIFIED               | Configuration Data | End of Memory Section for Config Data  |
| MCL_START_SEC_CONFIG_DATA_←<br>UNSPECIFIED_NO_CACHEABLE | Configuration Data | Start of Memory Section for Config Data (no cacheable).  |
| MCL_STOP_SEC_CONFIG_DATA_←<br>UNSPECIFIED_NO_CACHEABLE  | Configuration Data | End of Memory Section for Config Data (no cacheable).  |
| MCL_START_SEC_VAR_CLEARED↔ _UNSPECIFIED                 | Variables          | Used for variables, structures, arrays when the SIZE (alignment) does not fit the criteria of 8,16 or 32 bit. These variables are cleared to zero by start-up code.                        |
| MCL_STOP_SEC_VAR_CLEARED_↔<br>UNSPECIFIED               | Variables          | End of above section.  |
| MCL_START_SEC_VAR_INIT_↔<br>UNSPECIFIED                 | Variables          | Used for variables, structures, arrays, when<br>the SIZE (alignment) does not fit the crite-<br>rian of 8,16 or 32 bit. These variables are<br>initialized with values after every reset.  |
| MCL_STOP_SEC_VAR_INIT_←<br>UNSPECIFIED                  | Variables          | End of above section.  |
| MCL_START_SEC_VAR_CLEARED↔ _UNSPECIFIED_NO_CACHEABLE    | Variables          | Used for variables, structures, arrays when<br>the SIZE (alignment) does not fit the criteria<br>of 8,16 or 32 bit. These variables are cleared<br>to zero by start-up code (no cacheable) |
| MCL_STOP_SEC_VAR_CLEARED_↔<br>UNSPECIFIED_NO_CACHEABLE  | Variables          | End of above section.  |
| NXP Semiconductors                                      | S32K3 MCL Driver   | 37   |

### Memory allocation

## 7.2 Linker command file

Memory shall be allocated for every section defined in the driver's "<Module>"\_MemMap.h.

## **Integration Steps**

This section gives a brief overview of the steps needed for integrating this module:

- 1. Generate the required module configuration(s). For more details refer to section Files Required for Compilation
- 2. Allocate the proper memory sections in the driver's memory map header file ("<Module>"\_MemMap.h) and linker command file. For more details refer to section Sections to be defined in <Module>\_MemMap.h
- 3. Compile & build the module with all the dependent modules. For more details refer to section Building the Driver

NXP Semiconductors S32K3 MCL Driver 39

## **External assumptions for driver**

The section presents requirements that must be complied with when integrating the MCL driver into the application.

| External Assumption Req ID | External Assumption Text   |  |
|----------------------------|--|--|
| EA_RTD_00071               | If interrupts are locked, a centralized function pair to lock and unlock interrupts shall be used.   |  |
| EA_RTD_00081               | The integrator shall assure that <msn>_Init() and <msn>_DeInit() functions do not interrupt each other.</msn></msn>  |  |
| EA_RTD_00082               | When caches are enabled and data buffers are allocated in cacheable memory regions the buffers involved in DMA transfer shall be aligned with both start and end to cache line size. Note: <b>Rationale</b> : This ensures that no other buffers/variables compete for the same cache lines.   |  |
| EA_RTD_00092               | The integrator shall allocate a single EcucPartition per core or the partition in which the Mcl is allocated shall be exclusively mapped to a core. Note ←: Internally, the Mcl will use the Core ID returned by GetCoreID API to reference the appropriate global data and configuration elements, that is why a core should reference only one configured partition.   |  |
| EA_RTD_00093               | The application shall define EcucCoreIDs in a compact/consecutive order, starting from zero.   |  |
| EA_RTD_00095               | The application shall call Mcl_Init() on a single, designated core, using a single configuration pointer.  |  |
| EA_RTD_00096               | The application shall pass the correct initialization pointer, specific to the partition in which the driver is to be used.  |  |
| EA_RTD_00106               | Standalone IP configuration and HL configuration of the same driver shall be done in the same project  |  |
| EA_RTD_00107               | The integrator shall use the IP interface only for hardware resources that were configured for standalone IP usage. Note: The integrator shall not directly use the IP interface for hardware resources that were allocated to be used in HL context.  |  |
| EA_RTD_00108               | The integrator shall use the IP interface to a build a CDD, therefore the BSWMD will not contain reference to the IP interface   |  |
| EA_RTD_00113               | When RTD drivers are integrated with AutosarOS and User mode support is enabled, the integrator shall assure that the definition and declaration of all RTD functions needed to be called as trusted functions follow the naming convention Call <function_name>TRUSTED(parameter1,parameter2,) in Integration/User code. They need to visible in Os.h for the driver to call them. They will call RTD <function_name>() as trusted functions in OS specific manner.</function_name></function_name> |  |
| 40                         | S32K3 MCL Driver NXP Semiconductors  |  |

#### How to Reach Us:

Home Page: nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec. C-5. CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2023 NXP B.V.

