Integration Manual

for S32K3 MCU Driver

Document Number: IM34MCUASRR21-11 Rev0000R3.0.0 Rev. 1.0

1 Revision History	2
2 Introduction	3
2.1 Supported Derivatives	3
2.2 Overview	4
2.3 About This Manual	5
2.4 Acronyms and Definitions	6
2.5 Reference List	6
3 Building the driver	7
3.1 Build Options	7
3.1.1 GCC Compiler/Assembler/Linker Options	8
3.1.2 DIAB Compiler/Assembler/Linker Options	10
3.1.3 GHS Compiler/Assembler/Linker Options	12
3.1.4 IAR Compiler/Assembler/Linker Options	14
3.2 Files required for compilation	16
3.2.1 Mcu Driver Files:	16
3.2.2 Mcu Driver Generated Files (must be generated by the user using a configuration tool):	18
3.2.3 BaseNXP Files:	19
3.2.4 PLATFORM Files:	19
3.2.5 DEM Files:	19
3.2.6 DET Files:	19
3.2.7 RTE Files:	20
3.3 Setting up the plugins	20
3.3.1 Location of various files inside the MCU module folder:	20
3.3.2 Steps to generate the configuration:	21
4 Function calls to module	22
4.1 Function Calls during Start-up	22
4.2 Function Calls during Shutdown	22
4.3 Function Calls during Wake-up	22
5 Module requirements	23
5.1 Exclusive areas to be defined in BSW scheduler	23
5.2 Exclusive areas not available on this platform	24
5.3 Peripheral Hardware Requirements	24
5.4 ISR to configure within AutosarOS - dependencies	24
5.5 ISR Macro	24
5.5.1 Without an Operating System	25
5.5.2 With an Operating System	25
5.6 Other AUTOSAR modules - dependencies	25

5.7 Data Cache Restrictions	26
5.8 User Mode support	26
5.8.1 User Mode configuration in the module	26
5.8.2 User Mode configuration in Autosar OS	27
5.9 Multicore support	28
6 Main API Requirements	2 9
6.1 Main function calls within BSW scheduler	29
6.2 API Requirements	29
6.3 Calls to Notification Functions, Callbacks, Callouts	29
7 Memory allocation	30
7.1 Sections to be defined in Mcu_MemMap.h	30
7.2 Linker command file	31
8 Integration Steps	32
9 External assumptions for driver	33

Revision History

Revision	Date	Author	Description
1.0	31.03.2023	NXP RTD Team	S32K3 Real-Time Drivers AUTOSAR 4.4 & R21-11 Version 3.0.0

Introduction

- Supported Derivatives
- Overview
- About This Manual
- Acronyms and Definitions
- Reference List

This Integration Manual describes the integration requirements for NXP Semiconductors' AUTOSAR Mcu Driver for S32K3XX.

2.1 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP Semiconductors:

- s32k310 mqfp100
- $s32k310_lqfp48$
- $s32k311_mqfp100 / MWCT2015S_mqfp100$
- s32k311_lqfp48
- s32k312_mqfp100 / MWCT2016S_mqfp100
- s32k312_mqfp172 / MWCT2016S_mqfp172
- s32k314_mqfp172
- s32k314_mapbga257
- s32k322_mqfp100 / MWCT2D16S_mqfp100
- s32k322_mqfp172 / MWCT2D16S_mqfp172
- s32k324_mqfp172 / MWCT2D17S_mqfp172

Introduction

- s32k324_mapbga257
- s32k341_mqfp100
- s32k341_mqfp172
- s32k342_mqfp100
- s32k342_mqfp172
- s32k344_mqfp172
- s32k344 mapbga257
- s32k394_mapbga289
- s32k396 mapbga289
- s32k358_mqfp172
- s32k358 mapbga289
- s32k328_mqfp172
- \bullet s32k328_mapbga289
- s32k338_mqfp172
- s32k338 mapbga289
- s32k348_mqfp172
- s32k348 mapbga289
- s32m274 lqfp64
- s32m276_lqfp64

All of the above microcontroller devices are collectively named as S32K3.

Note: MWCT part numbers contain NXP confidential IP for Qi Wireless Power.

2.2 Overview

AUTOSAR (AUTomotive Open System ARchitecture) is an industry partnership working to establish standards for software interfaces and software modules for automobile electronic control systems.

AUTOSAR:

- paves the way for innovative electronic systems that further improve performance, safety and environmental friendliness.
- is a strong global partnership that creates one common standard: "Cooperate on standards, compete on implementation".
- is a key enabling technology to manage the growing electrics/electronics complexity. It aims to be prepared for the upcoming technologies and to improve cost-efficiency without making any compromise with respect to quality.
- facilitates the exchange and update of software and hardware over the service life of the vehicle.

2.3 About This Manual

This Technical Reference employs the following typographical conventions:

- Boldface style: Used for important terms, notes and warnings.
- *Italic* style: Used for code snippets in the text. Note that C language modifiers such "const" or "volatile" are sometimes omitted to improve readability of the presented code.

Notes and warnings are shown as below:

Note

This is a note.

Warning

This is a warning

2.4 Acronyms and Definitions

Term	Definition
API	Application Programming Interface
ASM	Assembler
BSMI	Basic Software Make file Interface
CAN	Controller Area Network
C/CPP	C and C++ Source Code
CS	Chip Select
CTU	Cross Trigger Unit
DEM	Diagnostic Event Manager
DET	Development Error Tracer
DMA	Direct Memory Access
ECU	Electronic Control Unit
FIFO	First In First Out
LSB	Least Signifigant Bit
MCU	Micro Controller Unit
MIDE	Multi Integrated Development Environment
MSB	Most Significant Bit
N/A	Not Applicable
RAM	Random Access Memory
SIU	Systems Integration Unit
SWS	Software Specification
VLE	Variable Length Encoding
XML	Extensible Markup Language

2.5 Reference List

#	Title	Version
1	Specification of MCU Driver	AUTOSAR R21-11
2	S32K3XX Reference Manual	Rev.6, Draft B, 01/2023
3	S32K3xx Data Sheet	Rev.6, 01/2023
4	S32K396 Reference Manual	Rev. 2 Draft A, 11/2022
5	S32K396 Data Sheet	Rev. 1.1 — 08/2022
6	S32M27x Reference Manual	Rev.2, Draft A, — 02/2023
7	S32M2xx Data Sheet	Rev. 2 RC — 12/2022
8	S32K358_0P14E Mask Set Errata	Rev. 28, 9/2022
9	S32K396_0P40E Mask Set Errata	Rev. DEC2022, 12/2022
10	S32K311_0P98C Mask Set Errata	Rev. 6/March/2023, 3/2023
11	S32K312: Mask Set Errata for Mask 0P09C	Rev. 25/April/2022
12	S32K342: Mask Set Errata for Mask 0P97C	Rev. 10, 11/2022
13	S32K3x4: Mask Set Errata for Mask 0P55A/1P55A	Rev. 14/Oct/2022

Building the driver

- Build Options
- Files required for compilation
- Setting up the plugins

This section describes the source files and various compilers, linker options used for building the driver.

It also explains the EB Tresos Studio plugin setup procedure.

3.1 Build Options

- GCC Compiler/Assembler/Linker Options
- DIAB Compiler/Assembler/Linker Options
- GHS Compiler/Assembler/Linker Options
- IAR Compiler/Assembler/Linker Options

The RTD driver files are compiled using:

- NXP GCC 10.2.0 20200723 (Build 1728 Revision g5963bc8)
- Wind River Diab Compiler 7.0.4
- Compiler Versions: Green Hills Multi 7.1.6d / Compiler 2021.1.4
- Compiler Versions: IAR ANSI C/C++ Compiler V8.50.10 (safety version)

The compiler, assembler, and linker flags used for building the driver are explained below.

The TS_T40D34M30I0R0 part of the plugin name is composed as follows:

- T = Target_Id (e.g. T40 identifies Cortex-M architecture)
- D = Derivative_Id (e.g. D34 identifies S32K3 platform)
- M = SW_Version_Major and SW_Version_Minor
- $I = SW_Version_Patch$
- R = Reserved

3.1.1 GCC Compiler/Assembler/Linker Options

3.1.1.1 GCC Compiler Options

Compiler Option	Description
-mcpu=cortex-m7	Targeted ARM processor for which GCC should tune the performance of the code
-mthumb	Generates code that executes in Thumb state
-mlittle-endian	Generate code for a processor running in little-endian mode
-mfpu=fpv5-sp-d16	Specifies the floating-point hardware available on the target
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions
-std=c99	Specifies the ISO C99 base standard
-Os	Optimize for size. Enables all -O2 optimizations except those that often increase code size
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-Wall	Enables all the warnings about constructions that some users consider questionable, and that are easy to avoid (or modify to prevent the warning), even in conjunction with macros
-Wextra	This enables some extra warning flags that are not enabled by -Wall
-pedantic	Issue all the warnings demanded by strict ISO C. Reject all programs that use forbidden extensions. Follows the version of the ISO C standard specified by the aforementioend -std option
-Wstrict-prototypes	Warn if a function is declared or defined without specifying the argument types
-Wundef	Warn if an undefined identifier is evaluated in an #if directive. Such identifiers are replaced with zero
-Wunused	Warn whenever a function, variable, label, value, macro is unused
-Werror=implicit-function-declaration	Make the specified warning into an error. This option throws an error when a function is used before being declared
-Wsign-compare	Warn when a comparison between signed and unsigned values could produce an incorrect result when the signed value is converted to unsigned.
-Wdouble-promotion	Give a warning when a value of type float is implicitly promoted to double
-fno-short-enums	Specifies that the size of an enumeration type is at least 32 bits regardless of the size of the enumerator values.
-funsigned-char	Let the type char be unsigned by default, when the declaration does not use either signed or unsigned
-funsigned-bitfields	Let a bit-field be unsigned by default, when the declaration does not use either signed or unsigned

Compiler Option	Description
-fno-common	Makes the compiler place uninitialized global variables in the BSS section of the object file. This inhibits the merging of tentative definitions by the linker so you get a multiple- definition error if the same variable is accidentally defined in more than one compilation unit
-fstack-usage	This option is only used to build test for generation Ram/← Stack size report. Makes the compiler output stack usage information for the program, on a per-function basis
-fdump-ipa-all	This option is only used to build test for generation Ram/← Stack size report. Enables all inter-procedural analysis dumps
-с	Stop after assembly and produce an object file for each source file
-DS32K3XX	Predefine S32K3XX as a macro, with definition 1
-D \$ (DERIVATIVE)	Predefine S32K3's derivative as a macro, with definition 1. For example: Predefine for S32K344 will be -DS32K344.
-DGCC	Predefine GCC as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system. ← c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configured in user mode.
-sysroot=	Specifies the path to the sysroot, for Cortex-M7 it is /arm-none-eabi/newlib
-specs=nano.specs	Use Newlib nano specs
-specs=nosys.specs	Do not use printf/scanf

3.1.1.2 GCC Assembler Options

Assembler Option	Description
-Xassembler-with-cpp	Specifies the language for the following input files (rather than letting the compiler choose a default based on the file name suffix)
-mcpu=cortexm7	Targeted ARM processor for which GCC should tune the performance of the code
-mfpu=fpv5-sp-d16	Specifies the floating-point hardware available on the target
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions
-mthumb	Generates code that executes in Thumb state
-с	Stop after assembly and produce an object file for each source file

3.1.1.3 GCC Linker Options

Linker Option	Description
-Wl,-Map,filename	Produces a map file
-T linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)
-entry=Reset_Handler	Specifies that the program entry point is Reset_Handler
-nostartfiles	Do not use the standard system startup files when linking
-mcpu=cortexm7	Targeted ARM processor for which GCC should tune the performance of the code
-mthumb	Generates code that executes in Thumb state
-mfpu=fpv5-sp-d16	Specifies the floating-point hardware available on the target
-mfloat-abi=hard	Specifies the floating-point ABI to use. "hard" allows generation of floating-point instructions and uses FPU-specific calling conventions
-mlittle-endian	Generate code for a processor running in little-endian mode
-ggdb3	Produce debugging information for use by GDB using the most expressive format available, including GDB extensions if at all possible. Level 3 includes extra information, such as all the macro definitions present in the program
-lc	Link with the C library
-lm	Link with the Math library
-lgcc	Link with the GCC library
-specs=nano.specs	Use Newlib nano specs
-specs=nosys.specs	Do not use printf/scanf

${\bf 3.1.2}\quad {\bf DIAB\ Compiler/Assembler/Linker\ Options}$

3.1.2.1 DIAB Compiler Options

Compiler Option	Description
-tARMCORTEXM7MG:simple	Selects target processor (hardware single-precision, software
	double-precision floating-point)
-mthumb	Selects generating code that executes in Thumb state
-std=c99	Follows the C99 standard for C
-Oz	Like -O2 with further optimizations to reduce code size
-g	Generates DWARF 4.0 debug information
-fstandalone-debug	Emits full debug info for all types used by the program
-Wstrict-prototypes	Warn if a function is declared or defined without specifying
	the argument types
-Wsign-compare	Produce warnings when comparing signed type with un-
	signed type
-Wdouble-promotion	Give a warning when a value of type float is implicitly pro-
	moted to double
-Wunknown-pragmas	Issues a warning for unknown pragmas
-Wundef	Warns if an undefined identifier is evaluated in an #if direc-
	tive. Such identifiers are replaced with zero

Compiler Option	Description
-Wextra	Enables some extra warning flags that are not enabled by '-Wall'
-Wall	Enables all of the most useful warnings (for historical reasons this option does not literally enable all warnings)
-pedantic	Emits a warning whenever the standard specified by the -std option requires a diagnostic
-Werror=implicit-function-declaration	Generates an error whenever a function is used before being declared
-fno-common	Compile common globals like normal definitions
-fno-signed-char	Char is unsigned
-fno-trigraphs	Do not process trigraph sequences
-V	Displays the current version number of the tool suite
-с	Stop after assembly and produce an object file for each source file
-DS32K3XX	Predefine S32K3XX as a macro, with definition 1
-D \$ (DERIVATIVE)	Predefine S32K3's derivative as a macro, with definition 1
-DDIAB	Predefine DIAB as a macro, with definition 1
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system. c under the Platform driver
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configured in user mode

${\bf 3.1.2.2}\quad {\bf DIAB\ Assembler\ Options}$

Assembler Option	Description
-mthumb	Selects generating code that executes in Thumb state
-Xpreprocess-assembly	Invokes C preprocessor on assembly files before running the assembler
-Xassembly-listing	Produces an .lst assembly listing file
-c	Stop after assembly and produce an object file for each source file
-tARMCORTEXM7MG:simple	Selects target processor (hardware single-precision, software double-precision floating-point)

3.1.2.3 DIAB Linker Options

Building the driver

Linker Option	Description		
-e Reset_Handler	Make the symbol Reset_Handler be treated as a root symbol and the start label of the application		
linker_script_file.dld	Use linker_script_file.dld as the linker script. This script replaces the default linker script (rather than adding to it)		
-m30	m2 + m4 + m8 + m16		
-Xstack-usage	Gathers and display stack usage at link time		
-Xpreprocess-lecl	Perform pre-processing on linker scripts		
-Llibrary_path	Points to the libraries location for ARMV7EMMG to be used for linking		
-lc	Links with the standard C library		
-lm	Links with the math library		
-tARMCORTEXM7MG:simple	Selects target processor (hardware single-precision, software double-precision floating-point)		

$3.1.3 \quad {\rm GHS~Compiler/Assembler/Linker~Options}$

3.1.3.1 GHS Compiler Options

Compiler Option	Description		
-cpu=cortexm7	Selects target processor: Arm Cortex M7		
-thumb	Selects generating code that executes in Thumb state		
-fpu=vfpv5_d16	Specifies hardware floating-point using the v5 version of the VFP instruction set, with 16 double-precision floating-point registers		
-fsingle	Use hardware single-precision, software double-precision FP instructions		
-C99	Use (strict ISO) C99 standard (without extensions)		
-ghstd=last	Use the most recent version of Green Hills Standard mode (which enables warnings and errors that enforce a stricter coding standard than regular C and C++)		
-Osize	Optimize for size		
-gnu_asm	Enables GNU extended asm syntax support		
-dual_debug	Generate DWARF 2.0 debug information		
-G	Generate debug information		
-keeptempfiles	Prevents the deletion of temporary files after they are used. If an assembly language file is created by the compiler, this option will place it in the current directory instead of the temporary directory		
-Wimplicit-int	Produce warnings if functions are assumed to return int		
-Wshadow	Produce warnings if variables are shadowed		
-Wtrigraphs	Produce warnings if trigraphs are detected		
-Wundef	Produce a warning if undefined identifiers are used in #if preprocessor statements		
-unsigned_chars	Let the type char be unsigned, like unsigned char		
-unsigned_fields	Bitfelds declared with an integer type are unsigned		

Compiler Option	Description	
-no_commons	Allocates uninitialized global variables to a section and initializes them to zero at program startup	
-no_exceptions	Disables C++ support for exception handling	
-no_slash_comment	C++ style // comments are not accepted and generate errors	
-prototype_errors	Controls the treatment of functions referenced or called when no prototype has been provided	
-incorrect_pragma_warnings	Controls the treatment of valid #pragma directives that use the wrong syntax	
-с	Stop after assembly and produce an object file for each source file	
-DS32K3XX	Predefine S32K3XX as a macro, with definition 1	
-D \$ (DERIVATIVE)	Predefine S32K3's derivative as a macro, with definition 1. For example: Predefine for S32K344 will be -DS32K344.	
-DGHS	Predefine GHS as a macro, with definition 1	
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode	
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system. c under the Platform driver	
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver	
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver	
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configured in user mode	

3.1.3.2 GHS Assembler Options

Assembler Option	Description	
-cpu=cortexm7	Selects target processor: Arm Cortex M7	
-fpu=vfpv5_d16	Specifies hardware floating-point using the v5 version of the VFP instruction set, with 16 double-precision floating-point registers	
-fsingle	Use hardware single-precision, software double-precision FP instructions	
-preprocess_assembly_files	Controls whether assembly files with standard extensions such as .s and .asm are preprocessed	
-list	Creates a listing by using the name and directory of the object file with the .lst extension	
-с	Stop after assembly and produce an object file for each source file	

3.1.3.3 GHS Linker Options

Building the driver

Linker Option	Description		
-e Reset_Handler	Make the symbol Reset_Handler be treated as a root symbol and the start label of the application		
-T linker_script_file.ld	Use linker_script_file.ld as the linker script. This script replaces the default linker script (rather than adding to it)		
-map	Produce a map file		
-keepmap	Controls the retention of the map file in the event of a link error		
-Mn	Generates a listing of symbols sorted alphabetically/numerically by address		
-delete	Instructs the linker to remove functions that are not referenced in the final executable. The linker iterates to find functions that do not have relocations pointing to them and eliminates them		
-ignore_debug_references	Ignores relocations from DWARF debug sections when using -delete. DWARF debug information will contain references to deleted functions that may break some third-party debuggers		
-Llibrary_path	Points to library_path (the libraries location) for thumb2 to be used for linking		
-larch	Link architecture specific library		
-lstartup	Link run-time environment startup routines. The source code for the modules in this library is provided in the src/libstartup directory		
-lind_sd	Link language-independent library, containing support routines for features such as software floating point, run-time error checking, C99 complex numbers, and some general purpose routines of the ANSI C library		
-V	Prints verbose information about the activities of the linker, including the libraries it searches to resolve undefined symbols		
-keep=C40_Ip_AccessCode	Avoid linker remove function C40_Ip_AccessCode from Fls module because it is not referenced explicitly		
-nostartfiles	Controls the start files to be linked into the executable		

$3.1.4 \quad IAR \ Compiler/Assembler/Linker \ Options$

3.1.4.1 IAR Compiler Options

Compiler Option	Description	
-cpu Cortex-M7	Targeted ARM processor for which IAR should tune the per-	
	formance of the code	
-cpu_mode thumb	Generates code that executes in Thumb state	
-endian little	Generate code for a processor running in little-endian mode	
-fpu VFPv5-SP	Use this option to generate code that performs floating-	
	point operations using a Floating Point Unit (FPU). Single-	
	precision variant.	
-е	Enables all IAR C language extensions	
-Ohz	Optimize for size. the compiler will emit AEABI attributes	
	indicating the requested optimization goal. This information	
	can be used by the linker to select smaller or faster variants	
	of DLIB library functions	
-debug	Makes the compiler include debugging information in the	
	object modules. Including debug information will make the	
	object files larger	

Compiler Option	Description	
-no_clustering	Disables static clustering optimizations. Static and global variables defined within the same module will not be arranged so that variables that are accessed in the same function are close to each other	
-no_mem_idioms	Makes the compiler not optimize certain memory access patterns	
-do_explicit_zero_opt_in_named_sections	Disable the exception for variables in user-named sections, and thus treat explicit initializations to zero as zero initializations, not copy initializations	
-require_prototypes	Force the compiler to verify that all functions have proper prototypes. Generates an error otherwise	
-no_wrap_diagnostics	Does not wrap long lines in diagnostic messages	
-diag_suppress Pa050	Suppresses diagnostic message Pa050	
-DS32K3XX	Predefine S32K3XX as a macro, with definition 1	
-D \$ (DERIVATIVE)	Predefine S32K3's derivative as a macro, with definition 1. For example: Predefine for S32K344 will be -DS32K344.	
-DIAR	Predefine IAR as a macro, with definition 1	
-DUSE_SW_VECTOR_MODE	Predefine USE_SW_VECTOR_MODE as a macro, with definition 1. By default, the drivers are compiled to handle interrupts in Software Vector Mode.	
-DD_CACHE_ENABLE	Predefine D_CACHE_ENABLE as a macro, with definition 1. Enables data cache initalization in source file system. c under the Platform driver	
-DI_CACHE_ENABLE	Predefine I_CACHE_ENABLE as a macro, with definition 1. Enables instruction cache initalization in source file system.c under the Platform driver	
-DENABLE_FPU	Predefine ENABLE_FPU as a macro, with definition 1. Enables FPU initalization in source file system.c under the Platform driver	
-DMCAL_ENABLE_USER_MODE_SUPPORT	Predefine MCAL_ENABLE_USER_MODE_SUPPORT as a macro, with definition 1. Allows drivers to be configured in user mode.	

3.1.4.2 IAR Assembler Options

Assembler Option	Description	
-cpu Cortex-M7	Targeted ARM processor for which IAR should generate the instruction set	
-fpu VFPv5-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant.	
-cpu_mode thumb	Selects the thumb mode for the assembler directive CODE	
-g	Disables the automatic search for system include files	
-r	Generates debug information	

3.1.4.3 IAR Linker Options

Building the driver

Linker Option	Description
-map filename	Produces a map file
-config linkerfile	Use linkerfile as the linker script. This script replaces the default linker script (rather than adding to it)
-cpu=Cortex-M7	Selects the ARM processor variant to link the application for
-fpu VFPv5-SP	Use this option to generate code that performs floating-point operations using a Floating Point Unit (FPU). Single-precision variant.
-entry _start	Treats _start as a root symbol and start label
-enable_stack_usage	Enables stack usage analysis. If a linker map file is produced, a stack usage chapter is included in the map file
-skip_dynamic_initialization	Dynamic initialization (typically initialization of C++ objects with static storage duration) will not be performed automatically during application startup
-no_wrap_diagnostics	Does not wrap long lines in diagnostic messages

3.2 Files required for compilation

This section describes the include files required to compile, assemble and link the AUTOSAR Mcu Driver for $S32 \leftarrow K3XX$ microcontrollers.

To avoid integration of incompatible files, all the include files from other modules shall have the same $AR_MAJOR \leftarrow _VERSION$ and $AR_MINOR_VERSION$, i.e. only files with the same AUTOSAR major and minor versions can be compiled.

3.2.1 Mcu Driver Files:

- $Mcu_TS_T40D34M30I0R0\src\Clock_Ip.c$
- Mcu_TS_T40D34M30I0R0\src\Clock_Ip_Data.c
- $Mcu_TS_T40D34M30I0R0\src\Clock_Ip_Divider.c$
- Mcu_TS_T40D34M30I0R0\src\Clock_Ip_DividerTrigger.c
- Mcu_TS_T40D34M30I0R0\src\Clock_Ip_ExtOsc.c
- $\bullet \quad Mcu_TS_T40D34M30I0R0 \backslash src \backslash Clock_Ip_FracDiv.c$
- Mcu_TS_T40D34M30I0R0\src\Clock_Ip_Gate.c
- Mcu_TS_T40D34M30I0R0\src\Clock_Ip_Irq.c
- Mcu TS T40D34M30I0R0\src\Clock Ip Monitor.c
- $Mcu_TS_T40D34M30I0R0\src\Clock_Ip_Pll.c$
- Mcu_TS_T40D34M30I0R0\src\Clock_Ip_ProgFreqSwitch.c
- Mcu TS T40D34M30I0R0\src\Clock Ip Specific.c
- $Mcu_TS_T40D34M30I0R0\src\Clock_Ip_Selector.c$

- $Mcu_TS_T40D34M30I0R0\src\Mcu.c$
- Mcu TS T40D34M30I0R0\src\Mcu Ipw.c
- $Mcu_TS_T40D34M30I0R0\src\Power_Ip.c$
- $Mcu_TS_T40D34M30I0R0\src\Power_Ip_AEC.c$
- $Mcu_TS_T40D34M30I0R0\src\Power_Ip_CortexM7.c$
- $Mcu_TS_T40D34M30I0R0\src\Power_Ip_DCM_GPR.c$
- Mcu TS T40D34M30I0R0\src\Power Ip FLASH.c
- $Mcu_TS_T40D34M30I0R0\src\Power_Ip_MC_ME.c$
- $Mcu_TS_T40D34M30I0R0\src\Power_Ip_MC_RGM.c$
- $Mcu_TS_T40D34M30I0R0\src\Power_Ip_MC_RGM_Irq.c$
- Mcu_TS_T40D34M30I0R0\src\Power_Ip_PMC.c
- $Mcu_TS_T40D34M30I0R0\src\Power_Ip_PMC_Irq.c$
- Mcu_TS_T40D34M30I0R0\src\Power_Ip_Private.c
- Mcu_TS_T40D34M30I0R0\src\Ram_Ip.c
- Mcu TS $T40D34M30I0R0\$ include Clock Ip.h
- Mcu_TS_T40D34M30I0R0\include\Clock_Ip_Derivative_001.h
- Mcu_TS_T40D34M30I0R0\include\Clock_Ip_Derivative_002.h
- Mcu_TS_T40D34M30I0R0\include\Clock_Ip_Derivative_003.h
- Mcu_TS_T40D34M30I0R0\include\Clock_Ip_Derivative_005.h
- $\bullet \quad Mcu_TS_T40D34M30I0R0\\ \\ include\\ \\ Clock_Ip_Derivative_006.h$
- Mcu_TS_T40D34M30I0R0\include\Clock_Ip_Derivative_008.h
- $Mcu_TS_T40D34M30I0R0\include\Clock_Ip_Private.h$
- Mcu_TS_T40D34M30I0R0\include\Clock_Ip_Specific.h
- Mcu_TS_T40D34M30I0R0\include\Clock_Ip_Types.h
- $Mcu_TS_T40D34M30I0R0\include\Mcu.h$
- Mcu_TS_T40D34M30I0R0\include\Mcu_Dem_Wrapper.h
- $Mcu_TS_T40D34M30I0R0\include\Mcu_EnvCfg.h$
- $Mcu_TS_T40D34M30I0R0\include\Mcu_Ipw.h$
- Mcu TS T40D34M30I0R0\include\Mcu Ipw Types.h

Building the driver

- $Mcu_TS_T40D34M30I0R0\include\Power_Ip_CortexM7.h$
- $Mcu_TS_T40D34M30I0R0\include\Power_Ip_DCM_GPR.h$
- Mcu_TS_T40D34M30I0R0\include\Power_Ip_DCM_GPR_Types.h

- Mcu_TS_T40D34M30I0R0\include\Power_Ip_MC_ME_Types.h

- $Mcu_TS_T40D34M30I0R0\$ include $\$ Power_Ip_PMC.h
- Mcu_TS_T40D34M30I0R0\include\Power_Ip_PMC_Types.h
- $Mcu_TS_T40D34M30I0R0\include\Power_Ip_Private.h$
- Mcu_TS_T40D34M30I0R0\include\Power_Ip_Specific.h
- Mcu TS T40D34M30I0R0\include\Ram Ip.h
- $Mcu_TS_T40D34M30I0R0\include\Ram_Ip_Types.h$

3.2.2 Mcu Driver Generated Files (must be generated by the user using a configuration tool):

- Clock_Ip_Cfg.h
- Clock_Ip_Cfg_Defines.h
- Mcu_Cfg.h
- $\bullet \quad Mcu_Ipw_Cfg_Defines.h$
- Power_Ip_Cfg.h
- Power_Ip_Cfg_Defines.h
- Ram_Ip_Cfg.h
- Ram_Ip_Cfg_Defines.h
- Mcu Cfg.c
- Clock_Ip_Cfg.c
- Power_Ip_Cfg.c
- Ram_Ip_Cfg.c

Note

As a deviation from the standard:

- Mcu_[VariantName]_PBcfg.c, Clock_Ip_[VariantName]_PBcfg.c These files will contain the definition for all parameters that are variant aware, independent of the configuration class that will be selected (PC, LT, PB)
- Clock_Ip_Cfg.c This file will contain the definition for all configuration structures containing only variables that are not variant aware, configured and generated only once. This file alone does not contain the whole structure needed by Mcu_Init function to configure the driver. Based on the number of variants configured in the EcuC, there can be more than one configuration structure for one module even for VariantPreCompile.

3.2.3 BaseNXP Files:

- BaseNXP TS T40D34M30I0R0\include\Platform Types.h
- BaseNXP_TS_T40D34M30I0R0\include\Soc_Ips.h
- BaseNXP_TS_T40D34M30I0R0\include\Std_Types.h
- BaseNXP_TS_T40D34M30I0R0\generate_PC\include\modules.h

3.2.4 PLATFORM Files:

- Platform_TS_T40D34M30I0R0\include\Platform.h
- Platform_TS_T40D34M30I0R0\src\Platform.c

3.2.5 DEM Files:

- Dem_TS_T40D34M30I0R0\include\Dem.h
- Dem_TS_T40D34M30I0R0\include\Dem_Types.h
- Dem TS T40D34M30I0R0\generate PC\include\Dem IntErrId.h
- Dem_TS_T40D34M30I0R0\src\Dem.c

3.2.6 DET Files:

- Det TS $T40D34M30I0R0\$ include\Det.h
- Det TS $T40D34M30I0R0\src\Det.c$

Building the driver

3.2.7RTE Files:

- Rte TS T40D34M30I0R0\include\SchM Mcu.h
- Rte TS T40D34M30I0R0 $\sc\SchM$ Mcu.c

3.3 Setting up the plugins

The Mcu Driver was designed to be configured by using the EB Tresos Studio (version 27.1.0 b200625-0900 or later)

Location of various files inside the MCU module folder: 3.3.1

- VSMD (Vendor Specific Module Definition) file in EB Tresos Studio XDM format:
 - Mcu TS T40D34M30I0R0\config\Mcu.xdm
- VSMD (Vendor Specific Module Definition) file(s) in AUTOSAR compliant EPD format:
 - $-\ Mcu_TS_T40D34M30I0R0 \backslash autosar \backslash Mcu_< subderivative_name > .epd$
- Code Generation Templates for variant aware parameters:
 - Mcu TS T40D34M30I0R0\generate PB\src\Clock Ip PBcfg.c
 - Mcu TS T40D34M30I0R0\generate PB\src\Mcu PBcfg.c
 - Mcu TS T40D34M30I0R0\generate PB\src\Power Ip PBcfg.c
 - Mcu TS T40D34M30I0R0\generate PB\src\Ram Ip PBcfg.c

 - Mcu_TS_T40D34M30I0R0\generate_PB\Mcu_PBcfg.h
 - Mcu_TS_T40D34M30I0R0\generate_PB\Power_Ip_PBcfg.h
 - Mcu_TS_T40D34M30I0R0\generate_PB\Ram_Ip_PBcfg.h
- Code Generation Templates for parameters without variation points:
 - Mcu TS T40D34M30I0R0\generate PC\Clock Ip Cfg.c
 - Mcu TS T40D34M30I0R0\generate PC\Mcu Cfg.c
 - Mcu TS T40D34M30I0R0\generate PC\Power Ip Cfg.c
 - Mcu_TS_T40D34M30I0R0\generate_PC\Ram_Ip_Cfg.c
 - Mcu TS T40D34M30I0R0\generate PC\Clock Ip Cfg.h
 - Mcu TS T40D34M30I0R0\generate PC\Clock Ip Cfg Defines.h
 - Mcu TS T40D34M30I0R0\generate PC\Mcu Cfg.h
 - Mcu TS T40D34M30I0R0\generate PC\Power Ip Cfg.h
 - Mcu TS T40D34M30I0R0\generate PC\Power Ip Cfg Defines.h
 - Mcu TS T40D34M30I0R0\generate PC\Ram Ip Cfg.h
 - Mcu TS T40D34M30I0R0\generate PC\Ram Ip Cfg Defines.h

3.3.2 Steps to generate the configuration:

- 1. Copy the following module folders into the Tresos plugins folder:
 - $\bullet \ \ BaseNXP_TS_T40D34M30I0R0$
 - $\bullet \quad \mathrm{Dem_TS_T40D34M30I0R0}$
 - $\bullet \quad \mathrm{Det_TS_T40D34M30I0R0}$
 - $\bullet \quad EcuC_TS_T40D34M30I0R0$
 - $\bullet \quad Platform_TS_T40D34M30I0R0$
 - $\bullet \ \ Resource_TS_T40D34M30I0R0$
 - $\bullet \quad \text{Rte_TS_T40D34M30I0R0}$
- 2. Set the desired Tresos Output location folder for the generated sources and header files.
- 3. Use the EB Tresos Studio GUI to modify ECU configuration parameters values.
- 4. Generate the configuration files

Function calls to module

- Function Calls during Start-up
- Function Calls during Shutdown
- Function Calls during Wake-up

4.1 Function Calls during Start-up

The first BSW module to be initialized after Power on shall be MCU. The MCU shall be initialized in the following sequence.

- 1. Mcu_Init()
- 2. Mcu_InitClock()
- 3. Mcu_GetPllStatus() Till PLL is locked.
- 4. Mcu_DistributePllClock()
- 5. Mcu_SetMode()
- 6. Mcu_InitRamSection() If required

4.2 Function Calls during Shutdown

Mcu_SetMode (sleep mode) API shall be called during GO SLEEP phase of the EcuM's Shutdown state to configure the hardware for Sleep mode. This shall be called after ICU & GPT are set to sleep.

4.3 Function Calls during Wake-up

None.

Module requirements

- Exclusive areas to be defined in BSW scheduler
- Exclusive areas not available on this platform
- Peripheral Hardware Requirements
- ISR to configure within AutosarOS dependencies
- ISR Macro
- Other AUTOSAR modules dependencies
- Data Cache Restrictions
- User Mode support
- Multicore support

5.1 Exclusive areas to be defined in BSW scheduler

In the current implementation, MCU is using the services of Schedule Manager (SchM) for entering and exiting the exclusive areas. The following critical regions are used in the MCU driver:

Exclusive Areas implemented in High level driver layer (HLD)

MCU_EXCLUSIVE_AREA_00 is used in function Mcu_SetMode() to protect against itself in the context of multicore usage of it and ISR event.

 $MCU_EXCLUSIVE_AREA_01$ is used in function $Mcu_DisableCmu()$ to protect against itself in the context of multicore usage of it and ISR event.

MCU_EXCLUSIVE_AREA_02 is used in function Mcu_EmiosConfigureGpren() to protect against itself in the context of multicore usage of it and ISR event.

Exclusive Areas implemented in Low level driver layer (IPL)

MCU_EXCLUSIVE_AREA_01 is used in function Clock_Ip_InitClock() to protect against itself in the context of multicore usage of it and ISR event.

MCU_EXCLUSIVE_AREA_01 is used in function Clock_Ip_DisableClockMonitor() to protect against itself in the context of multicore usage of it and ISR event.

Below is the table depicting the exclusivity between different critical region IDs from the MCU driver. If there is an X in the table, it means that those 2 critical regions cannot interrupt each other.

Table 5.1 Critical Region Exclusive Matrix

MCU_← EXCLUSIVE_← AREA	MCU_EA_00	MCU_EA_01	MCU_EA_02	Interrupt Service Routines Critical Regions(composed diagram)
MCU_EA_00	X			X
MCU_EA_01		X		X
MCU_EA_02			X	X

Note

 MCU_EA_xx means $MCU_EXCLUSIVE_AREA_xx$

5.2 Exclusive areas not available on this platform

List of exclusive areas which are not available on this platform (or blank if they're all available).

N/A.

5.3 Peripheral Hardware Requirements

None.

5.4 ISR to configure within AutosarOS - dependencies

The following ISR's are used by the MCU driver:

Table 5.3 MCU ISRs

Module Name	ISR Name	Vector Number	ISR Number
MC_RGM	$MC_RGM_ResetAlt_IRQHandler$	67	51
PMC	PMC_VoltageError_IRQHandler	68	52
CMU_FC_0	Mcu_Cmu_ClockFail_IRQHandler	100	84

5.5 ISR Macro

RTD drivers use the ISR macro to define the functions that will process hardware interrupts. Depending on whether the OS is used or not, this macro can have different definitions.

5.5.1 Without an Operating System The macro _USING_OS_AUTOSAROS_ must not be defined.

5.5.1.1 Using Software Vector Mode

The macro _USE_SW_VECTOR_MODE_ must be defined and the ISR macro is defined as:

#define ISR(IsrName) void IsrName(void)

In this case, the drivers' interrupt handlers are normal C functions and their prologue/epilogue will handle the context save and restore.

5.5.1.2 Using Hardware Vector Mode

The macro _USE_SW_VECTOR_MODE_ must not defined and the ISR macro is defined as:

#define ISR(IsrName) INTERRUPT_FUNC void IsrName(void)

In this case, the drivers' interrupt handlers must also handle the context save and restore.

5.5.2 With an Operating System Please refer to your OS documentation for description of the ISR macro.

5.6 Other AUTOSAR modules - dependencies

- Platform: This module is used for configures platform specific settings, managing the interrupt requests and other system wide settings as defined in each hardware implementation.
- Det: The DET module is used for enabling Development error detection. The API function used is Det_← ReportError(). The activation / deactivation of Development error detection is configurable using the Mcu← DevErrorDetect configuration parameter.
- Dem: This module is necessary for enabling reporting of production relevant error status. The API function used is Dem_SetEventStatus().
- EcuC: The ECUC module is used for ECU configuration. MCAL modules need ECUC to retrieve the variant information.
- Rte: The RTE module is needed for implementing data consistency of exclusive areas that are used by MCU module. The module is the realization (for a particular ECU) of the interfaces of the AUTOSAR Virtual Function Bus (VFB) and thus provides the infrastructure services for communication between Application Software Components as well as facilitating access to basic software components including the OS
- BaseNXP: The BaseNXP module contains the common files/definitions needed by the MCAL. This means that it is a dependency for all other MCAL modules.
- Resource: Resource module is used to select microcontrollers derivatives.

5.7 Data Cache Restrictions

None.

5.8 User Mode support

- User Mode configuration in the module
- User Mode configuration in AutosarOS

5.8.1 User Mode configuration in the module The Mcu can be run in user mode if the following steps are performed:

- Call the following functions as trusted functions:

Function syntax	Description	Available via
$ \begin{array}{ccc} void & Clock_Ip_SpecificSetUser {\leftarrow} \\ AccessAllowed(void) \end{array} $	For seting the user access allowed for DMA registers protected by REG $_\leftarrow$ PROT	
$ \begin{array}{ccc} \mathrm{void} & \mathrm{Clock_Ip_PRAMCSetRam} \!$	Set Ram waitstate value	
$\begin{tabular}{ll} void & Clock_Ip_SetRtcRtccClksel \leftarrow \\ & _TrustedCall(Clock_Ip_Selector \leftarrow \\ & ConfigType const *Config) \end{tabular}$	Write Config RTCCLKSEL to register	Clock_Ip_TrustedFunction.h
$\begin{array}{ccc} uint32 & Clock_Ip_Get_RTC_CLK \hookleftarrow \\ & _Frequency_TrustedCall(void) \end{array}$	Return the frequency of RTC_CLK clock	
void Clock_Ip_PowerClockIp← Modules(void)	Enable clock for required peripherals	
$\begin{array}{ccc} \text{void} & \text{Power_Ip_CM7_EnableSleep} \hookrightarrow \\ & \text{OnExit}(\text{void}) \end{array}$	The function enables SLEEPONEXIT bit.	
void Power_Ip_CM7_DisableSleep↔ OnExit(void)	The function disables SLEEPONEXIT bit.	
void Power_Ip_CM7_EnableDeep← Sleep(void)	The function enables SLEEPDEEP bit.	
void Power_Ip_CM7_DisableDeep← Sleep(void)	The function disables SLEEPDEEP bit.	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	This function initializes the Reset parameters.	
$ \begin{array}{cccc} void & Power_Ip_MC_RGM_ \hookleftarrow \\ PerformReset(const\ Power_Ip_MC \hookleftarrow \\ _RGM_ConfigType * ConfigPtr) \end{array} $	This function performs a microcontroller reset.	
Power_Ip_ResetType Power_Ip_← MC_RGM_GetResetReason(void);	This function returns the Reset reason.	Power Ip TrustedFunction.h

Function syntax	Description	Available via
Power_Ip_RawResetType Power← _Ip_MC_RGM_GetResetRaw← Value(void);	This function returns the Raw Reset value	
uint8 Power_Ip_MC_RGM_Reset← DuringStandby(void);	This function returns whether a reset occurred during standby.	
void Power_Ip_PMC_PrepareLow← PowerEntry(void);	This function prepares the PMC module for Standby/Low Power entry.	
void Power_Ip_MC_ME_SetUser← AccessAllowed(void);	This function will enable writing in User mode by configuring REG_← PROT	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	This function will enable writing in User mode by configuring REG_← PROT	
	This function will enable writing in User mode by configuring REG_← PROT	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	This function will enable writing in User mode by configuring REG_← PROT	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	This function will enable writing in User mode by configuring REG $_{\leftarrow}$ PROT	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	This function will enable writing in User mode by configuring REG_← PROT	

5.8.2 User Mode configuration in AutosarOS

When User mode is enabled, the driver may has the functions that need to be called as trusted functions in AutosarOS context. Those functions are already defined in driver and declared in the header <IpName>_Ip __TrustedFunctions.h. This header also included all headers files that contains all types definition used by parameters or return types of those functions. Refer the chapter User Mode configuration in the module for more detail about those functions and the name of header files they are declared inside. Those functions will be called indirectly with the naming convention below in order to AutosarOS can call them as trusted functions.

```
Call_<Function_Name>_TRUSTED (parameter1, parameter2,...)
```

That is the result of macro expansion OsIf Trusted Call in driver code:

#define OsIf Trusted Call[1-6params](name,param1,...,param6) Call ##name## TRUSTED(param1,...,param6)

So, the following steps need to be done in AutosarOS:

- Ensure MCAL_ENABLE_USER_MODE_SUPPORT macro is defined in the build system or somewhere global.
- Define and declare all functions that need to call as trusted functions follow the naming convention above in Integration/User code. They need to visible in Os.h for the driver to call them. They will do the marshalling of the parameters and call CallTrustedFunction() in OS specific manner.
- CallTrustedFunction() will switch to privileged mode and call TRUSTED_<Function_Name>().

Module requirements

• TRUSTED_<Function_Name>() function is also defined and declared in Integration/User code. It will unmarshalling of the parameters to call <Function_Name>() of driver. The <Function_Name>() functions are already defined in driver and declared in <IpName>_Ip_TrustedFunctions.h. This header should be included in OS for OS call and indexing these functions.

See the sequence chart below for an example calling Linflexd_Uart_Ip_Init_Privileged() as a trusted function.




Figure 5.1 Example sequence chart for calling Linflexd_Uart_Ip_Init_Privileged as trusted function

5.9 Multicore support

The Mcu Driver does not support Multicore.

Main API Requirements

- Main function calls within BSW scheduler
- API Requirements
- Calls to Notification Functions, Callbacks, Callouts

6.1 Main function calls within BSW scheduler

None.

6.2 API Requirements

API: "void Mcu_GetMidrStructure(Mcu_MidrReturnType MidrPtr[MCU_SIUL2_TOTAL_UNITS])" This function returns the platform dependent Mcu_MidrReturnType structure witch contains the MIDRn registers.

API: "void Mcu_DisableCmu(Clock_Ip_NameType ClockName)" This function disables the selected clock monitoring unit.

API: "void Mcu_EmiosConfigureGpren(uint8 Module, uint8 Value)" This function enables or disables the GPREN bit of the EMIOSMCR register of an addressed eMIOS instance.

API: "uint32 Mcu_GetClockFrequency(Clock_Ip_NameType ClockName)" This function returns the frequency of a given clock which is request by user.

API: "void Mcu_SleepOnExit(Mcu_SleepOnExitType SleepOnExit)" Disable/enable Sleep on exit when returning from Handler mode to Thread mode.

API: "void Mcu_PmcAeConfig(void)" This function configure the Power Management Controller AE of the microcontroller.

API: "void Mcu_AecResetConfig(void)" This function configure the Reset config AEC of the microcontroller.

6.3 Calls to Notification Functions, Callbacks, Callouts

- McuPerformResetCallout: called by MCU right before Mcu PerformReset().
- McuErrorIsrNotification: The callout configured by the user for error ISR notifications.
- McuCmuNotification: The callout configured by the user for CMU notifications.
- McuPrepareMemoryConfig: The callout configured by the user for preparing flash and ram controllers configuration.

Memory allocation

- $\bullet\,$ Sections to be defined in Mcu_MemMap.h
- Linker command file

$7.1 \quad Sections \ to \ be \ defined \ in \ Mcu_MemMap.h$

Section name	Type of section	Description
MCU_START_SEC_CONFIG_DATA_	Configuration Data	Start of Memory Section for Config Data
UNSPECIFIED		v
MCU_STOP_SEC_CONFIG_DATA_←	Configuration Data	End of Memory Section for Config Data
UNSPECIFIED		
$MCU_START_SEC_CONST_{\leftarrow}$	Configuration Data	Start of Memory Section for Config Data
UNSPECIFIED		that is not variant aware
MCU_STOP_SEC_CONST_←	Configuration Data	End of Memory Section for Config Data that
UNSPECIFIED		is not variant aware
MCU_START_SEC_CODE	Code	Start of memory Section for Code
MCU_STOP_SEC_CODE	Code	End of memory Section for Code
MCU_START_SEC_CODE_AC	Code	Start of code relative addressing mode to en-
		sure Position-independent Code
MCU_STOP_SEC_CODE_AC	Code	End of above section.
MCU_START_SEC_RAMCODE	Code	Start of memory Section for Code to be lo-
		cated in Ram
MCU_STOP_SEC_RAMCODE	Code	End of memory Section for Code to be lo-
		cated in Ram
MCU_START_SEC_VAR_CLEARED↔	Variables	Used for variables, structures, arrays when
_UNSPECIFIED		the SIZE (alignment) does not fit the criteria
		of 8,16 or 32 bit. These variables are cleared
		to zero by start-up code.
MCU_STOP_SEC_VAR_CLEARED_←	Variables	End of above section.
UNSPECIFIED	77 • 11	
MCU_START_SEC_VAR_CLEARED ←	Variables	Used for variables, structures, arrays when
_UNSPECIFIED_NO_CACHEABLE		the SIZE (alignment) does not fit the criteria
		of 8,16 or 32 bit. These variables are cleared
		to zero by start-up code (no cacheable)

Section name	Type of section	Description
MCU_STOP_SEC_VAR_CLEARED_← UNSPECIFIED_NO_CACHEABLE	Variables	End of above section.
MCU_START_SEC_VAR_INIT_32	Variables	Used for variables which have to be aligned to 32 bit. For instance used for variables of size 32 bit or used for composite data types← :arrays ,structs containing elements of maximum 32 bits. These variables are initialized with values after every reset.
MCU_STOP_SEC_VAR_INIT_32	Variables	End of above section.
MCU_START_SEC_VAR_INIT_↔ UNSPECIFIED	Variables	Used for variables, structures, arrays, when the SIZE (alignment) does not fit the crite- rian of 8,16 or 32 bit. These variables are initialized with values after every reset.
MCU_STOP_SEC_VAR_INIT_← UNSPECIFIED	Variables	End of above section.

7.2 Linker command file

Memory shall be allocated for every section defined in the driver's "<Module>"_MemMap.h.

Integration Steps

This section gives a brief overview of the steps needed for integrating this module:

- 1. Generate the required module configuration(s). For more details refer to section Files Required for Compilation
- 2. Allocate the proper memory sections in the driver's memory map header file ("<Module>"_MemMap.h) and linker command file. For more details refer to section Sections to be defined in <Module>_MemMap.h
- 3. Compile & build the module with all the dependent modules. For more details refer to section Building the Driver

External assumptions for driver

The section presents requirements that must be complied with when integrating the MCU driver into the application.

External Assumption Req ID	External Assumption Text
SWS_Mcu_00244	If the register can affect several hardware modules and if it is an I/O register, it shall be initialised by the PORT driver. Note: These registers are not unde MCU's coverage
SWS_Mcu_00246	One-time writable registers that require initialisation directly after reset shall be initialised by the startup code. Note: This requirement refers to the start-up code
SWS_Mcu_00247	All other registers not mentioned before shall be initialised by the start-up code. Note: This requierement refers to the start-up code
SWS_Mcu_00136	The MCU module's environment shall call the function Mcu_InitRam ← Section only after the MCU module has been initialized using the function Mcu_Init.
SWS_Mcu_00139	The MCU module's environment shall only call the function Mcu_InitClock after the MCU module has been initialized using the function Mcu_Init.
SWS_Mcu_00141	The function Mcu_DistributePllClock shall remove the current clock source (for example internal oscillator clock) from MCU clock distribution.
SWS_Mcu_00142	If the function Mcu_DistributePllClock is called before PLL has locked, this function shall return E_NOT_OK immediately, without any further action.
SWS_Mcu_00145	The MCU module's environment shall only call the function Mcu_Perform← Reset after the MCU module has been initialized by the function Mcu_Init.
SWS_Mcu_00148	The MCU module's environment shall only call the function Mcu_SetMode after the MCU module has been initialized by the function Mcu_Init.
SWS_Mcu_00208	The MCU module's environment shall call this function only if the MCU module has been already initialized using the function MCU_Init. Note: This feature is not available on S32K1XX hardware
EA_RTD_00071	If interrupts are locked, a centralized function pair to lock and unlock interrupts shall be used.
EA_RTD_00080	The integrator shall assure the execution of code from system RAM when flash memory configurations need to be change (i.e. PFCR control fields of PFLASH memory need to be change) .
EA_RTD_00082	When caches are enabled and data buffers are allocated in cacheable memory regions the buffers involved in DMA transfer shall be aligned with both start and end to cache line size. Note: Rationale : This ensures that no other buffers/variables compete for the same cache lines.
NXP Semiconductors	S32K3 MCU Driver 33

External assumptions for driver

External Assumption Req ID	External Assumption Text
EA_RTD_00086	The integrator shall ensure that the following Mcu functions (Mcu_Init← Clock, Mcu DistributePllClock, Mcu InitRamSection) are not interrupted
	during their execution.
EA_RTD_00106	Standalone IP configuration and HL configuration of the same driver shall be done in the same project
EA_RTD_00107	The integrator shall use the IP interface only for hardware resources that were configured for standalone IP usage. Note: The integrator shall not directly use the IP interface for hardware resources that were allocated to be used in HL context.
EA_RTD_00108	The integrator shall use the IP interface to a build a CDD, therefore the BSWMD will not contain reference to the IP interface
EA_RTD_00113	When RTD drivers are integrated with AutosarOS and User mode support is enabled, the integrator shall assure that the definition and declaration of all RTD functions needed to be called as trusted functions follow the naming convention Call <function_name>TRUSTED(parameter1,parameter2,) in Integration/User code. They need to visible in Os.h for the driver to call them. They will call RTD <function_name>() as trusted functions in OS specific manner.</function_name></function_name>

How to Reach Us:

Home Page: nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec. C-5. CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2023 NXP B.V.

