

ALU Verification Document	1
CHAPTER 1: PROJECT OVERVIEW AND SPECIFICATIONS	4
1.1 Project Overview	4
1. 2 Verification Objectives	6
1.3 DUT Interfaces	7
CHAPTER 2: TESTBENCH ARCHITECTURE AND METHODOLOGY	Z8
2.1 Testbench Architecture	8
2.2 Component Details and Flowchart	9
Interface	9
Transaction	9
Generator	10
Driver	10
Reference Model	11
Monitor	11
Scoreboard	12
Environment	13
Test	14
Top	15
CHAPTER 3: VERIFICATION RESULTS AND ANALYSIS	16
3.1 Error in the DUT	16
3.2 Coverage Report	18
Input Coverage	18
Output Coverage	19
Assertion Coverage	19
Overall Coverage	20
Output Waveform	20
CHAPTER 4: FUTURE SCOPE	21
CHAPTER 5: Document Links	22
5.1 Test Scenarios	22
5.2 Functional Coverage Plan	22
5.3 Assertions	22

# **Table of Figures**

Figure 1: ALU Block	4
Figure 2: General SystemVerilog TestBench Architecture	8
Figure 3: Test Bench Architecture for ALU	8
Figure 4: Interface Component	9
Figure 5: Transaction Component	9
Figure 6: Generator Component	10
Figure 7: Driver Component	10
Figure 8: Reference Model	11
Figure 9: Monitor Component	11
Figure 10: Scoreboard Component	12
Figure 11: Environment Component	13
Figure 12: Test Component	14
Figure 13: Top	15
Figure 14: Input Coverage Report	18
Figure 15: Output Coverage Report	19
Figure 16: Assertion Coverage	19
Figure 17: Overall Coverage Report	20
Figure 18: A part of the Output Waveform for Regression Testing	20

# CHAPTER 1: PROJECT OVERVIEW AND SPECIFICATIONS

## 1.1 Project Overview

An Arithmetic Logic Unit (ALU) is a core component of a computer's central processing unit (CPU) responsible for carrying out arithmetic operations (such as addition, subtraction, multiplication and division) and logic operations (such as AND, OR, NOT and XOR). It is one of the most essential parts of the CPU, enabling it to process data and make decisions. The performance and efficiency of the ALU directly impact the overall speed and capability of a computer system.




Figure 1: ALU Block

#### **Advantages of ALU**

- Integrates arithmetic and logic functions into a single unit, reducing the need for additional components.
- Facilitates advanced operations needed in scientific, engineering and real-time applications.
- Acts as the core computational unit, enhancing the speed and capability of the processor.

#### **Disadvantages of ALU**

- ALUs typically perform only basic arithmetic and logic operations, more complex tasks require additional hardware or processing units.
- ALU's rely on registers and memory units for input and output handling.
- An ALU needs instructions from the control unit to operate, making it incapable of functioning independently.
- ALUs are general purpose, they may not be optimized for specialized tasks.

#### Use cases of ALU

- Used in CPUs to execute basic arithmetic operations like addition, subtraction, multiplication and division.
- Decision Making in Programs using logical operations (e.g., AND, OR, NOT) essential for conditional branching and comparisons in software.
- Found in microcontrollers used in appliances, automobiles and industrial machines for real-time control and processing.
- Supports calculations needed for rendering graphics, physics simulations and game logic.
- Used in digital signal processors (DSPs) for fast, repetitive arithmetic operations on audio, video, or image data.

# 1. 2 Verification Objectives

- Review design documentation: analyze functional requirements, supported operations, inputs/outputs, operating modes and edge-case behaviors.
- Construct the verification plan.
- Develop functional coverage and assertion plan.
- Frame the testbench architecture for the alu design.
- Creation of template codes for testbench components
- Implement and enhance testbench for coverage, integrating the functional coverage and SystemVerilog assertions.
- Validating the functional correctness of the ALU, considering the corner cases as well.
- Validating the timing of the operations.
- Checking its robustness against errors.

# 1.3 DUT Interfaces

These are the signals present in the interface which is to be shared between the Test and Design.

Signal	Direction	Size(bits)	Description		
CLK	INPUT	1	Clock Signal		
RST	INPUT	1	Active High Asynchronous Reset		
INP_VALID	INPUT	2	Shows the Validity of the Operands(active		
			high) MSB shows the validity of the OPB		
			and LSB shows the validity for OPA.		
MODE	INPUT	1	If the value is 1 the ALU is in Arithmetic		
			Mode else it is in Logical Mode		
CMD	INPUT	4	Commands for the Operation		
CE	INPUT	1	Active high clock enable signal		
OPA	INPUT	Parameterized	Operand 1		
OPB	INPUT	Parameterized	Operand 2		
CIN	INPUT	1	Carry In signal		
ERR	OUTPUT	1	Active High Error Signal		
RES	OUTPUT	Parameterized + 1	Result of the instruction performed by the		
			ALU.		
COUT	OUTPUT	1	Carry out signal, updated during		
			Addition/Subtraction		
G	OUTPUT	1	Comparator output which indicates that th		
			value of OPA is greater than the value of		
			OPB		
L	OUTPUT	1	Comparator output which indicates that the		
			value of OPA is lesser than the value of OPB		
E	OUTPUT	1	Comparator output which indicates that the		
			value of OPA is equal than the value of OP		
OFLOW	OUTPUT	1	Indicates output overflow, during		
			Addition/Subtraction		

# CHAPTER 2: TESTBENCH ARCHITECTURE AND METHODOLOGY

# 2.1 Testbench Architecture




Figure 2: General SystemVerilog TestBench Architecture






Figure 3: Test Bench Architecture for ALU

# 2.2 Component Details and Flowchart

#### Interface

The Interface component encapsulates a bundled set of signals that connect the testbench to the DUT at the pin level. It directly maps to the DUT's input and output ports. This interface is accessed by testbench components such as the driver and monitor using virtual interface handles, enabling structured and reusable connectivity.




Figure 4: Interface Component

#### Transaction

Transaction component is an object that encapsulates the stimulus exchanged between testbench components, containing all randomized inputs and non-randomized outputs of the DUT, excluding the clock signal, which is generated separately in the top module. The transaction and can have constraints to target specific test scenarios.




Figure 5: Transaction Component

#### Generator

Generator component of the testbench which generates constrained random stimuli (transactions) for the DUT. The generator then sends the generated stimuli to the driver through a mailbox(mbx\_gen\_drv).




Figure 6: Generator Component

## Driver

Driver component converts high-level transactions into pin-level activity at the DUT inputs. It receives transactions from the generator via a mailbox(mbx\_gen\_drv) and drives them to the DUT using a virtual interface. Also, it forwards the received transactions to the reference model through another mailbox (mbx\_drv\_ref) for result prediction and comparison.




Figure 7: Driver Component

#### Reference Model

Reference Model serves as a golden implementation/expected output for output prediction, validation and evaluation of the actual output. It is typically non-synthesizable. It is used to validate functionality and evaluate system performance. The model receives input transactions from the driver via a mailbox(mbx\_drv\_ref), processes them according to the intended functionality, and sends the predicted outputs to the scoreboard through another mailbox(mbx\_ref\_scr) for comparison.




Figure 8: Reference Model

#### Monitor

Monitor component converts pin-level activity from the DUT outputs into high-level transactions. It captures the DUT's output signals via a virtual interface and packages them into transactions, which are then sent to the scoreboard through a mailbox(mbx\_mon\_scr) for comparison and analysis.




Figure 9: Monitor Component

## Scoreboard

Scoreboard component receives the expected transactions from the reference model via one mailbox(mbx\_ref\_scr) and the actual transactions from the monitor via another(mbx\_mon\_scr). It compares these transactions to validate functional correctness and generates a report highlighting any mismatches or confirming successful operation.




Figure 10: Scoreboard Component

# Environment

Environment component serves as the central part of the testbench, responsible for instantiating and connecting all the major sub-components, including the generator, driver, monitor, reference model, and scoreboard. It builds and organizes the testbench, ensuring proper communication and data flow between components for seamless verification.




Figure 11: Environment Component

# Test

Test component is responsible for defining and executing various test cases. It instantiates and builds the verification environment, configuring it as needed to apply specific test scenarios and stimuli to the DUT.




Figure 12: Test Component

# Top

Top module is the component that instantiates all components (DUT, interface and test) and is responsible for the clock generation.




Figure 13: Top

## **CHAPTER 3: VERIFICATION RESULTS AND ANALYSIS**

#### 3.1 Error in the DUT

#### **Incorrect Output for Commands**

Several ALU commands are failing to provide correct results. The affected commands are:

- OR
- DEC B (Decrement B)
- INC B (Increment B)
- INC A (Increment A)
- ADD\_CIN (Addition with Carry Input)
- ADD
- SH\_MUL (Shift Multiplication)

For each of these operations, the output generated does not match the expected results as specified in the ALU's functional requirements.

#### **Error Detection Failure in Rotate Command**

ROR\_A\_B: Does not trigger the error flag for inputs larger than the required width, allowing invalid operations to go unchecked.

#### **Input Valid Signal Not Handling Errors**

When the inp\_valid signal is set to 2'b00 (00 in binary), the ALU does not properly trigger its error indication mechanism. Also no error is triggered for invalid inp\_valid, allowing illegal input conditions to proceed undetected.

According to design requirements, these setting represents an invalid or undefined input state and should raise an error flag.

#### **Output Width Truncation in Certain Commands**

For these commands, there is an output width bug:

- SHL1 B (Shift Left by 1, B)
- SHL1 A (Shift Left by 1, A)

The result is updated and propagated only for the lower 8 bits rather than the required 9 bits.

This truncation leads to incomplete data and may affect upper bit calculations.

The output width does not match the specification, leading to mismatch in port sizes.

## **Timing Error Signalling Issues**

After waiting for 16 clock cycles without receiving valid input, the error is not triggered as expected. The correct behavior requires the ALU to wait for a valid input for the other operand and, if not received within 16 cycles, assert an error flag.

# 3.2 Coverage Report

# Input Coverage




Figure 14: Input Coverage Report

# Output Coverage

Scope: /alu\_pkg/alu\_monitor

## **Covergroup instance:**

 $\lor alu\_pkg::alu\_monitor::alu\_output\_cg$ 



						Search:	
CoverPoints	<b>A</b>	Total Bins 👇	Hits 👇	Misses +	Hit % 🔷	Goal % ∳	Coverage % 👇
<b>○</b> COUT		2	2	0	100.00%	100.00%	100.00%
<b>◎</b> <u>E</u>		2	0	2	0.00%	0.00%	0.00%
■ ERR		2	2	0	100.00%	100.00%	100.00%
<b>0</b> <u>G</u>		2	1	1	50.00%	50.00%	50.00%
<u> </u>		2	1	1	50.00%	50.00%	50.00%
OFLOW		2	2	0	100.00%	100.00%	100.00%
■ RES		2	2	0	100.00%	100.00%	100.00%

Figure 15: Output Coverage Report

# Assertion Coverage

Assertions Coverage Summary:

						Search:		
Assertions	Failure Count	Pass Count	Attempt Count	Vacuous Count	Disable Count	Active Count	Peak Active Count	Status +
/alu_pkg/alu_generator/start/#ublk#138110839#15/immed16	0	233	-	-	-	=	-	Covered
/top/intf/ASSERT/ALU_CLK	2	64	433	367	0	0	1	Failed
/top/intf/ASSERT/ALU_CLK_MULT	30	100	433	300	0	3	15	Failed
/top/intf/ASSERT/ALU_RESET	12	421	433	0	0	0	1	Failed
/top/intf/ASSERT/ALU_SAME_STATE	5	0	433	428	0	0	2	Failed
/top/intf/ASSERT/ALU_UNKNOWN	1	432	433	0	0	0	1	Failed
/work.alu_assertion_cvg/ALU_CLK	2	64	433	367	0	0	1	Failed
/work_alu_assertion_cvg/ALU_CLK_MULT	30	100	433	300	0	3	15	Failed
/work.alu_assertion_cvg/ALU_RESET	12	421	433	0	0	0	1	Failed
/work.alu_assertion_cvg/ALU_SAME_STATE	5	0	433	428	0	0	2	Failed
/work.alu_assertion_cvg/ALU_UNKNOWN	1	432	433	0	0	0	1	Failed
/work.alu_pkg/alu_generator/start/#ublk#138110839#15/immed16	0	233	-	-	-	-	-	Covered

Figure 16: Assertion Coverage

# Overall Coverage




Figure 17: Overall Coverage Report

# Output Waveform




Figure 18: A part of the Output Waveform for Regression Testing

## **CHAPTER 4: FUTURE SCOPE**

To address the identified issues and enhance overall design robustness, the following steps are recommended for future iterations of the ALU:

#### 1. Functional Logic Corrections

Review and correction of the implementation of all affected operations (e.g., OR, DEC\_B, INC\_B, INC\_A, ADD, ADD\_CIN, SH\_MUL, SHR1\_A, SHR1\_B) and ensure each operation performs strictly according to the architectural specification.

#### 2. Output Port Width

Align output port widths with the functional requirement.

#### 3. Robust Error Handling & Signaling

Update error handling logic to ensure all abnormal and unsupported operations, including invalid rotate shifts and incorrect input validity, and input timings, are checked every cycle and that error/status signals are asserted and held as per protocol for reliable error detection.

#### 4. Input Validation

Improve validation for the inp\_valid signal, so any undefined state is caught and responsively flagged.

#### 5. Timeout Error Changes

Correct the logic for handling input waits and timeouts, design a counter or timer which increments with each cycle where an expected input is not present.

Ensure the error is signalled if a required event does not occur within 16 clock cycles.

#### 6. Improving Verification and Coverage

Expand testbench coverage to explicitly target the edge cases where issues have been observed.

# **CHAPTER 5: Document Links**

# GitHub Link

5.1 Test Scenarios

Test Plan

5.2 Functional Coverage Plan

Functional Coverage Plan

5.3 Assertions

Assertion Plan