Model Escam - II 2022 C98351

A. Ashokmethra 312H2010H01b CSE -A 22/10/21 CS83 51 Digital Principle Design

PART-B

(CC+B) (C+B) (C+B) = C+c) (A+D) (C+B)

62 Ac' + B'D + A' CD+ABCD

AC'. 1 + B'. D. 1 + A'CD. 1 + AB CD

AC'. (B+B') + B'.D. (A+A') + A'CD. (B+B')+ ABCD

AC'B+AC'B'+B'AB'D+A'B'D+A'BCD+A'B'CD+ABCD

Ac'B. 1 + AC'B'. 1+ AB'D. 1+ AB'D. 1 + ABCD+ A'B'CD+ ABCD

Ac'B.(D+D') + Ac'B'.(D+D') + AB'D.((+c')+A'B'D.(c+c')+ A'BCD + A'B'CD+ABCD

AB'c'D + ABC'D'+ AB'c'D+ AB'c'.D' + AB'c D+ AB'c'D+ A'B'CD

+ A'B'C'D+ A'BCD+ A'B'CD+ABCD


ABC'D+ABC'D'+AB'C'D+AB'C'D'+AB'CD+A'B'CD+A'B'C'D

+ A B C D + ABCD 01111111

K-map (SOP)


11.


Em = (13,12,9,8,11,3,1,7,15)



Y = CD + AC + BD

Logic Diagram






Y=cD+AD+ABC

· morgoic Sigoca

 $Y = C\overline{D} + \overline{A}\overline{D} + \overline{A}B\overline{C}$

 $Y = (\overline{C} + \overline{D}) \cdot (A + \overline{D}) \cdot (A + \overline{B} + C)$

Logic Diagram.



12·

Eccess - 3 to B CD code.

because the benoves seem of a coole and its 9's complement is equal to 9 complement can be governated complement is equal to 9 complement can be governated by investing could be patter.

state Table.


+									
EVE	وععم	-3a	ode	BCDCode					
€3	€2	€,	Eo	Вз	B3 B2		BO		
0	0	1	I	0	0	0	0		
0	1	0	0	0	0	0	1		
0	1	O	1	0	Ð	1	0		
0	1	t	0	D	O	ι	J		
0	1	١	1	0	١	D	0		
ı	0	D	٥	0	ı	D)		
1	0	0	l	0	{	1	0		
1	0	١	O	٥	ı	1)		
11	0	1	1	1	0	0	0		
1	1	0	0	1	0	D	1		

The above state totale representing BcD conventent escress -3 values. Since the BCD code has the range of (0-9) The totale has gruine value with equivalent escress -3 code.


	- 6	POY	83		\	Fo	04 BZ	£				FO	vB,	
E3E2	00	01	(\	10	E3E2	000	01	11	01	E3E2	ංග	10	11	10
00	0	×	0	×	00	X	$ x\rangle$		×	00	×	(X		X
01	0	0	D	O	01					01), (
11		*	X	×	11		×	$\langle \times \rangle$	X	, (×	>	 x
(0)	0	О	(1)	D	61	1				ه ۱				

B3 = E3 E2+ E3E1E0, B2 = E2 E1+E2E1E0+ E3E1ED, B1 = E1 E0 + E1ED


B1 = E1 ED



Logic Diagram.




3 inputs, Aproduct term, 2 output (PLA) 15-F, (A, B, C) = & m(3,5,6,7) a F2 (A,B,C) = EM (0,2,H,7) 501 Programmable Logic Array (PLA) It is a type of bixed architecture lager devise cutto programmable AND gate followed by perogrammable or gate. It is used to replement a complex · turino baroitarualmas input Programmold ANDOURNAL



step 1: simplify using K-map.


BC00 01 00

FI = BC+AC+AB



F2 = BC+AC+ABC

6 distinct productions are here are need only DE OO OI II O FOV FI For Fo.



$$A = ABC + BC + AC$$

et ep 2 : Determine the number of product terms by

FiF2 > 6 Produst born

FI F2 -> 6 Product town


FI F2 -> 4 Product term V

Fi F2 -> 6 Product term

Step 3: Toba F, F2 to implement the fewertern of


Product	Input			OW	Pert
	A	B	_	F,	F2
A B	O	O	_	1	€ −
БC	_	D	0	1	1
Ā c	D		O	1	1
ABC	1	ι	1	_	1
				С	Т
			ı		

Steph: hogic Diagram.



13. Design Synchronous Modio Counter using TK Flip Flop.

margail states





Excitation Touble.


an	G#1	5	K
0	0	0	×
0	\	1	×
\	0	×)
Į	ι	×	0


State Touble.


One				-								+			
5	2000	ntsta	to	1	tage	eta	te		7				K	-	
		ac			88+1		QD71	TA	JB	TC	JD	14A	KB	Kc	KD
QA	QB	Q C	<u>an</u>	-		0	0.011		ව	0	,	×	X		X
0	0	0	Ð	0	0	\mathcal{O}	1	0	O						19
0	0	0	1	0	0	10	D	0	0	1	×	×	×	~	1
0	0	ι	0	ව	0	ı	1	0	0	×	1	×	×	0	×
0	0	1	ı	D	1	0	Ð	0	ı	~	×	×	×	1	1
0	t	0	0	0	ı	0	3	0	*	0	1	×	0	×	×
0	ı	O	ι	0	l v	ι	0	0	×	١	×	×	ච	×)
0	ı	ι	0	0	ı	ı	1	0	×	×	ı	*	Ð	0	×
0	τ.	ľ	١	١	0	0	0	1	*	×	~	×	1	1	1
1	O	0	0	\	0	0	1	×	0	0	1	0	×	×	×
1	D	0)	0	0	0	t	×	Ð	0	×	1	×	*	0
















Kc = QD Logic Diagram SHAR OCAD 10 1 1 01 00 × 1 01 × 1 11 × > × 10 × X X 0 KD = QA

1LD



```
PART-A
   X=1010100
10
   V=1000011
  a) x-Y
          x = 1010100
  2's complement y =0 +11101
       sum = 1 000 1000 1
    x-4=00100001
   b)
       Y = 1000011
       x = +0101100
   There is no and cooling
      1-x = (2's complement of 110 1111) = -0010001
2 De nourgan Theorem
    De-noorgan's meanem1: The complement of product of conf
   purbuis de messe thetreumas es estatoures de redmen
   compleaned.
            (AB) = n'+ B)
             A B AB (AB)
   remos of variables is complement of sum of ours
                A B A+B (A+B) A B' A'BI
             (V+B) = 4, B)
                             0
```



4. Presorty Encoder

A perenerty eucoder es an europes circiel that Puchede personty function. The operation of the presently corealer seent fort et trans aux naire eupers actualistes ait some time the autpent of the bisions coole. acile be generated to the heighest rember of event

5. Use of south register -> Storage Danice - The pourses use of shuft regular es

temperary storage

noitearongo cualedo em 🤝 <

- (SIPO) retreement les pourles converter (SIPO)
- -> Posselled to Serial Convertor (PISO)
- -> snift register consenter

6. Pare around condition con be chaminated by

- 1. Using the ealor triggered 5K FF
- 2. Usung the maister stauce 5-K flipflap.

shared Rose Method

The method of making naive free and rie error parties quilbhalance your in the glaces tould is sometimes religioned chareal socio method

8. Lachaeut condition is the condition surpose is a constant court of the conditions of the court of the court of the commence of the contract of the court of th

9. b. Use of PLA

A. Combinational circuit can be ? uplemented using
PLA'S

PLA'S

A. Comprost circied con be built using PLA'S culraly coulers less spore.

10 Feilal Programmable hager Array (FPGA)

9t is can integrated circuit designed to
be configured by a customer as a def designer
after mainfacturing beause et is feilal
programmable".

PART-C Synalvanaeus Caeeter my (0,1,3,7,6,4)

16.

		the state of the s	iesei Stai	30 0000	went state			T NBEUT						
		ac ag ba			acti	CBI	241	Jc	Kc	TB KB	TE	kд		
1	0	0	0	o	S	9	1	ပ	~	OK	\	X		
	1	S	0	1	ပ	1	١	O	x	٧ ×	x	۵		
	3	0	1	l	1	t	ı	١	×	× 0	×)		
	7	1	1	1	ι	1	O	~	O	7. D	×	1		
	6 H	l	1	0	ν.	0	D	×	O	× 1	9	×		
		1	0	0	O	0	9	0	-x	0 ×	0	×		