

Model Exam - II  
2022  
CS8351

A. Ashokmutha  
312H2010H016  
CSE - A  
22/10/21  
CS8351  
Digital Principle Design

### PART-B

11. a)  $A \cdot B + C \cdot D = (A+C)(A \cdot D)(B+D)(B \cdot D)$

b)  $AC' + B'D + A'CD + ABCD$

$$AC' \cdot 1 + B'D \cdot 1 + A'CD \cdot 1 + ABCD$$

$$AC' \cdot (B+B') + B'D \cdot (A+A') + A'CD \cdot (B+B') + ABCD$$

$$AC'B + AC'B' + B'AB'D + A'B'D + A'BCD + A'B'CD + ABCD$$

$$AC'B \cdot 1 + AC'B' \cdot 1 + AB'D \cdot 1 + A'B'D \cdot 1 + A'BCD + A'B'CD + ABCD$$


$$AC'B \cdot (D+D') + AC'B' \cdot (D+D') + AB'D \cdot (C+C') + A'B'D \cdot (C+C') + A'BCD + A'B'CD + ABCD$$

$$AC'B \cdot D + AC'B \cdot D' + AC'B' \cdot D + AC'B' \cdot D' + A'BCD + A'B'CD + A'B'CD + ABCD$$

$$ABC'D + ABC'D' + AB'C'D + AB'C'D' + AB'CD + A'B'CD + A'B'CD + ABCD$$



K-map (SOP)

$$\Sigma m = (13, 12, 9, 8, 11, 3, 1, 7, 15)$$



$$Y = \bar{A} = CD + A\bar{C} + \bar{B}D$$

Logic Diagram




$$\bar{Y} = C\bar{D} + \bar{A}\bar{D} + \bar{A}B\bar{C}$$

Logic Diagram

$$Y = C\bar{D} + \bar{A}\bar{D} + \bar{A}B\bar{C}$$

$$Y = (\bar{C} + D) \cdot (A + \bar{D}) \cdot (A + \bar{B} + C)$$

Logic Diagram



12.  
a Excess-3 to BCD code.

Excess-3 code is a self complementing code because the binary sum of a code and its 9's complement is equal to 9. Complement can be generated by inverting each Bit pattern.

State Table.

Excess-3 code				BCD code			
E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	1
0	1	0	1	0	0	1	0
0	1	1	0	0	0	1	1
0	1	1	1	0	1	0	0
1	0	0	0	0	1	0	1
1	0	0	1	0	1	1	0
1	0	1	0	0	1	1	1
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	1

The above state table representing BCD equivalent excess-3 values. Since the BCD code has the range of (0-9) The table has nine values with equivalent excess-3 code.

For B<sub>3</sub>

E <sub>3</sub> E <sub>2</sub>	E <sub>1</sub> E <sub>0</sub> 00	01	11	10
00	0	X	0	X
01	0	0	0	0
11	1	X	X	X
10	0	0	1	0

For B<sub>2</sub>

E <sub>3</sub> E <sub>2</sub>	E <sub>1</sub> E <sub>0</sub> 00	01	11	10
00	X	X		X
01			1	
11		X	X	X
10	1			1

For B<sub>1</sub>

E <sub>3</sub> E <sub>2</sub>	E <sub>1</sub> E <sub>0</sub> 00	01	11	10
00	X	X		X
01		1		1
11		X	X	X
10		1		1

$$B_3 = E_3 E_2 + E_3 E_1 E_0, B_2 = \bar{E}_2 \bar{E}_1 + E_2 E_1 E_0 + E_3 E_1 \bar{E}_0, B_1 = \bar{E}_1 E_0 + E_1 \bar{E}_0$$


$$B_1 = E_1 \oplus E_0$$

for  $B_0$

$E_3 E_2$ \ $E_1 E_0$	00	01	11	10
00	X	X		X
01	1			1
11	1	X	X	X
10	1			1

$B_0 = \bar{E}_0$

Logic Diagram .



15-  
a

3 inputs, 4 product terms, 2 output (PLA)

$$F_1(A, B, C) = \sum m(3, 5, 6, 7)$$


$$F_2(A, B, C) = \sum m(0, 2, 4, 7)$$

Sol

Programmable Logic Array (PLA)


It is a type of fixed architecture logic device with programmable AND gate followed by programmable OR gate.

It is used to implement a complex combinational circuit.




Step 1:

simplify using K-map




$$F_1 = BC + AC + AB$$




$$F_2 = \bar{B}\bar{C} + \bar{A}\bar{C} + ABC$$

Since 6 distinct product terms are there we need only 4 product terms.



$$\bar{F}_1 = \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{C}$$



$$\bar{F}_2 = ABC + \bar{B}C + \bar{A}C$$

Step 2: Determine the number of product terms by comparing simplified outputs.

$F_1 F_2 \rightarrow 6$  Product term

$F_1 \bar{F}_2 \rightarrow 6$  Product term


$\bar{F}_1 F_2 \rightarrow 4$  Product term ✓

$\bar{F}_1 \bar{F}_2 \rightarrow 6$  Product term

Step 3: Take  $\bar{F}_1 F_2$  to implement the function of PLA Programming table.

Product Term	Input			Output	
	A	B	C	$F_1$	$F_2$
$\bar{A} \bar{B}$	0	0	-	1	0
$\bar{B} \bar{C}$	-	0	0	1	1
$\bar{A} \bar{C}$	0	-	0	1	1
$A B C$	1	1	1	-	1
				C	T


Step 4: Logic Diagram.



13.  
a

Design Synchronous Mod 10 Counter using JK Flip Flop.

state diagram



Excitation Table.

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

State Table.

Present State				Next state				J				K			
$Q_A$	$Q_B$	$Q_C$	$Q_D$	$Q_{A+1}$	$Q_{B+1}$	$Q_{C+1}$	$Q_{D+1}$	$J_A$	$J_B$	$J_C$	$J_D$	$K_A$	$K_B$	$K_C$	$K_D$
0	0	0	0	0	0	0	1	0	0	0	1	X	X	X	X
0	0	0	1	0	0	1	0	0	0	1	X	X	X	X	1
0	0	1	0	0	0	1	1	0	0	X	1	X	X	0	X
0	0	1	1	0	1	0	0	0	1	X	X	X	X	1	1
0	1	0	0	0	1	0	1	0	X	0	1	X	0	X	X
0	1	0	1	0	1	1	0	0	X	1	X	X	0	X	1
0	1	1	0	0	1	1	1	0	X	X	1	X	0	0	X
0	1	1	1	1	0	0	0	1	X	X	X	X	1	1	1
1	0	0	0	1	0	0	1	X	0	0	1	0	X	X	X
1	0	0	1	0	0	0	1	X	0	0	X	1	X	X	0

K-map

$J_A$

$QAQB \backslash QCQD$	00	01	11	10
00				
01			1	
11	x	x	x	x
10	x	x	x	x

$$J_A = QB \overline{QC} QD$$

$J_B$

$QAQB \backslash QCQD$	00	01	11	10
00			1	
01	x	x	x	x
11	x	x	x	x
10			x	x

$$J_B = \overline{QC} QD$$

$J_C$

$QAQB \backslash QCQD$	00	01	11	10
00		1	x	x
01		1	x	x
11	x	x	x	x
10			x	x

$$J_C = \overline{QA} QD$$

$J_D$

$QAQB \backslash QCQD$	00	01	11	10
00	1	x	x	1
01	1	x	x	1
11	x	x	x	x
10	1	x	x	x

$$J_D = 1$$

$K_A$

$QAQB \backslash QCQD$	00	01	11	10
00	x	x	x	x
01	x	x	x	x
11	x	x	x	x
10		1	x	x

$$K_A = QD$$

$K_B$

$QAQB \backslash QCQD$	00	01	11	10
00	x	x	x	x
01			1	
11	x	x	x	x
10	x		x	x

$$K_B = \overline{QC} QD$$



$K_C$

$AB \backslash CD$	00	01	11	10
00	x	x	1	0
01	x	x	1	0
11	x	x	x	x
10	x	x	x	x

$$K_C = AD$$


Logic Diagram

$K_D$

$AB \backslash CD$	00	01	11	10
00	x	1	1	x
01	x	1	1	x
11	x	x	x	x
10	x	0	x	x

$$K_D = \bar{Q}A$$

$QF \quad QB \quad QC \quad QD$



## PART-A

$$X = 1010100$$

$$Y = 1000011$$

a)  $X - Y$

$$\begin{array}{r} X = 1010100 \\ \text{2's complement } Y = 011101 \\ \hline \text{sum} = 10001001 \end{array}$$

$$X - Y = 00100001$$

b)

$$\begin{array}{r} Y = 1000011 \\ X = +0101100 \\ \hline 1101111 \end{array}$$

There is no real carry

$$Y - X = (\text{2's complement of } 1101111) = -0010001$$

## 2. De Morgan's Theorem

De-Morgan's Theorem 1: The complement of product of any number of variables is equivalent sum of individual complements.

$$(AB)' = A' + B'$$

A	B	AB	(AB)'
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

A'	B'	A' + B'
1	1	1
1	0	1
0	1	1
0	0	0


De Morgan's Theorem 2: The complement of sum of any number of variables is equivalent to product of the individual complement.

$$(A+B)' = A'B'$$

A	B	A+B	(A+B)'
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

A'	B'	A'B'
1	1	1
1	0	0
0	1	0
0	0	0

3.



#### 4. Priority Encoder.

A priority encoder is an encoder circuit that include priority function. The operation of the priority encoder such that if two or more inputs activated at same time the output of the binary code will be generated to the highest number of level.

#### 5. Use of Shift Register

→ Storage Device - The primary use of shift register is temporary storage.

- Time delay generation
- Serial to parallel converter (SIPO)
- Parallel to Serial Converter (PISO)
- Shift register counter.

#### 6. Race around condition can be eliminated by

1. Using the edge triggered JK FF
2. Using the master slave JK flipflop.

#### 7. Shared Row Method

The method of making row free assignment by adding extra rows in the flow table is sometimes referred shared row method.

8. Lockout condition is the condition where in a counter can get into a forbidden state and rather than coming out of it or to another acceptable state or initial state, the counter switches to another forbidden state and get stuck up in the cycle is forbidden only.

9. Use of PLA

\* Combinational circuit can be implemented using PLA's

\* Sequential circuit can be implemented using PLA's

\* Compact circuit can be built using PLA's which covers less space.

10. Field Programmable Logic Array (FPGA)

It is an integrated circuit designed to be configured by a customer or a designer after manufacturing hence it is "field programmable".

### PART-C

16. b) Synchronous Counter by (0, 1, 3, 7, 6, 4)

	Present State	Next State	FF Input					
	$C_n A_n C_{n-1} A_{n-1}$	$C_{n+1} A_{n+1} C_n A_n$	$J_c$	$K_c$	$J_B$	$K_B$	$J_A$	$K_A$
0	0 0 0	0 0 1	0	x	0	x	1	x
1	0 0 1	0 1 1	0	x	1	x	x	0
3	0 1 1	1 1 1	1	x	x	0	x	1
7	1 1 1	1 1 0	x	0	x	0	x	1
6	1 1 0	1 0 0	x	0	x	1	0	x
4	1 0 0	0 0 0	<del>0</del> x	1	0	x	0	x