REGISTERS AND COUNTERS

Applications of Flip-flops:

- (i) It can be used as a memory element.
- (ii) It can be used to eliminate key debounce.
- (iii) It is used as a basic building block in sequential circuits such as counters and Registers.
- (iv) It can be used as a delay element.


(19)

REGISTERS :-

- (i) Register is a group of flip-flops.
- (ii) n-bit Register consists of in number of flip-flops and it stores in bit binary information.

Types of shift Registers:

1. Serial In Serial out shift register (2220):-



Eig: Data flow in sISO shift right register




Fig. Data flow in siso shift left registor.






Fig. 4-bit SISO shift left register





999 10

2. Serial IN Parallel out shift Register (SIPO):

serial data [] +] +] +]

parallel data olp.

Fig: data flow in SIPO shift right register.

In this case, data bits exters that register in serial, but olp is taken in parallel.




Fig: 4-bit SIPO shift right register.


 $D_{in} \rightarrow Sevial data ilp$ $Q_A Q_B Q_C Q_D \rightarrow 4-bit parallel data olp$

Register with parallel load:

+ the transfer of new information into a register is

If all the bits of Register are loaded simultane ously with a common clock pulse, we say that the loading is done in parallel.


3. Parallel IN parallel out shift register (PIPO):-



Eig: data flow in PIRO shift register.

Data bits are entered into reg in parallel.

and ole is taken in parallel.



Eig: 4-bit PIRD shift register. $X_A X_B X_C X_D \longrightarrow COVAllel data illis$ $Q_A Q_B Q_C Q_D \longrightarrow 4-bit parallel data olp.$

07/10/2014

4. Parallel In serial out shift Register (PISO):-

Povallel data ilp's

Serial data Olp

Fig. Dataflow in PISO shift right register.

The data entered Puno register parallely but of is taken




Fig: 4-6it PISO shift right register.

*A*B*E*D > Pasallel data i/p's

If shift/1000 = 0 then parallel data loads into reg. when shift Load = 1, reg shifts the stored data to right

* Asynchronous (or) direct ile's of the thops:

(1) Set (or) Pre-Set:

of see the is high then flip-flop

If set is high is 1 is flip-flop will set.

* Universal shift register:

If the register has both, (left & Right) and


Brallel load coolivies it is referred to as Universal

Pavallel load capabilities, it is referred to as Universal shift register.

→ acts like PISO, PIPO, SISO, SIPO

-> acts like shift (right & left)

→ (i.e) performs all operations:



So.S. → are common selection ilp's, but not olp's of previous mux. For simplicity we have drawn in the above way.

Eig: 4-bit universal shift register.

Mode 9,	control So	Reg. operation
0	Ö	ND change
0	1	Shift right
1	0	Shift left
1	1	parallel load.

 $2_3 1_2 1_1 1_0 \rightarrow \text{ povallel alp's}$ $A_3 A_2 A_1 A_0 \rightarrow \text{ povallel alp's}$.

* Sevial Adder:

It performs serial addition.

Block diagram:




Fig: Serial Adder

Let us consider two, numbers \rightarrow 1011 \rightarrow Intermediate corry

considering A 4 B are 4 bit registers \rightarrow 1001

Considering A 4 B are 4 bit registers \rightarrow 1000 \rightarrow 1000


4 serial adder performs operation. A ← AtB Arrow Endicates dataflow direction. when clk is applied Reg.'s performs shift right operation. During shift right. LSB comes out 4 godes to full Addet. and FF adds A.B. Cin bits and transfers sum to A reg. 4 cout to D-FF. After performing serial addition contents of (muz) 0010 ← A per B -> 0000 FF 0 -> 1 (end carry) Serial Transfer: SO 50 shift req. a shift teg. A Clk CIK CIK shift Fig: (a) serial transfer from reg. A to reg. B. control CIK shift control CIK -Fig. (b) Timing diagram considering A & B are 4-bit SISO shift right reg.'s.

The above cut performs operation

 $B \leftarrow A$ (et) $A \rightarrow B$ Arrow fudicases direction of dotatos.

After performing register transfer operation A=B

Fig (a) Performs shift operation only when shift control Ps high because regis receives clk ilp only when shift control =1.



serial transfer

Timing pulse	shift teg. A.	Shift reg. B
Initial value of reg.	1011	0010
After TI	1101	1001
72	1110	1100
73	0111	0110
74	(1011	1011)7

After Ty, both A & B reg!s content is same.

(i.e) A=B.

A counter is a register capable of counting the number of clock Pulses arriving at it clock
input. Count represents the number of clock pulses
arrived.

(or)

goes through a predetermined sequence of binary states.

* counters are available in two categories.

- 1. Asynchronous counters.
- a. synchronous counters

Asynchronous counters 1. In this type of counter flip-flops are connected in such a way that ofp of 1st FF drives the clk for the next FF. 2. All the FF are not clocked simultaneously. 3. logic circuit is very simple even for more NUMBER SO REDUR 4. Main drawback of these counters is their low speed as the cik is Propagased through no. of FF before it reaches last FF.

shuchroword convited

- 1. In this type, there is no connection blue of of 1st FF and clk ilp of the next FF.
- 2. All the FF are clocked simultaneously.
 - 3. Design involves complex logic circuits as no. of states increases.
 - they are high speed courses

 they are high speed courses

Asynchronous (or) Ripple (or) serial counters (or) Non-synchronous COUNTEY: Asynchronous up counter:-3-64 upcounter is a counter which COUNTS upward direction. (i.e) 0,1,2,3,---n diagram:state (001) (110) (010) (101) High/logic'i' JA (A) (B) 0 3 - bit ripple up counter using '-ve' edge triggered IK FF's. commen o/b -> LSB MSB wave forms 9P 0 00 0 0 count (or) 110 III 000 101 000 100 001 DID 011 counter Stagg

The modulus of the country shows and the country of the season sold the country of the state of country state of the country shows and the country sold and sold the country.

(01)

The Mod Number of a counter ?? the total no.

* Since a 3-bit counter has 8 states it ?; called a Mod-8 (or) Modulus-8 counter. (or) Modulo-8 counter.

3-bit ripple up counter using T-FF's




Fig: 3-bit Asynchromous up counter cusing -ve' edge triggered 7-FF's.

counter of $\Rightarrow \varphi_c \Rightarrow \varphi_R \varphi_A$

edge triggered FF's connect & ole's to ak ilp's of next flip-flops:




Fig. 3-bit vipple up counter using 'tre' edge triggered 7-FF's.


Counter of -> 9c PB 9A

MSB LSB

Asynchronous down counter:-2. 3-bit counter counts in downward Down n , n-1 , n-2 , - --- , 2 , 1, 0 . direction. (ie) state diagram: 111 (000) (00) 101 011 High TB Te (A) (3) 0 CIK . Fig. 3-bit ripple down counter using -ve edge 2'77-T Baraggirt COUNTER OIP -> 9c 9B 9A MSB LSB of waveforms OA. GA D 9B-0 0 OB 1 0 0 9c 0 Be COUNTED) 000 111 001 010 countel 011 100 101 State 000 110 111


BCD comuter:





for NAND gate
brown bubbles
for els ilp

for AND gate
Don't draw bubbles



Ed: WOD-10 Ribble complet.

counter of -> 96 0c 98 9A


* When counter of 2 1010, of And gate to connected becomes 1. Since of of And gate is connected to reset (or) clear ifp's of FF's, counter enters of the connected after one state.

Truth table:

	CIK	90	Oc (BE	QA.	
	0	0	0	0	D	1
	1	D	0	0	1	1
	2	0	0	Y	0	1
	3	0	0	1	1	1
	4	D	1	0	0	
1	5	0	1	t	1	1
1	6	0	- 1	1	0	-
ı,	- 100	1			1	

clk	00	Qc	$q_{\mathcal{B}}$	SA
7	0	1	t	1
8	1	0	0	0
9	11	0	D	1
10	a	0	0	D
11	0	0	0	1
12	0	0	1	0
13	0	0	. 1	1/
14	0	1	O	0

state diagram:






Fig: MOD-12 ripple counter

counter of a do de de du

* When counter olp is "one of And gade becomes 1. Since olp of And gade is connected to reset (01) clear ilp's of FF's, counter enters into each after 1011 state.


Truth table !-


CIK	de	90	QE.	PA.
0	0	0	0	0
- 1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
4	0	13	0	1
6	0	1	t	0.
7	0	1	t	1
0	1	0	0	DI

CIK	90	Q _c	σ_{c}	Ph 2
9	1	0	0	1
10	1	0	t	0
Ü	1	0	1	1
12	0	0	0	0
13	0	0	0	1
14	b	0	t	0
21	0	0	(1
16	0	10	0	0
17	0	[]	0	1 1

1. 3-bit synchronous Binary up counter (01) Mod-8 sync. counter:

State diagram:





Eig: MOD-8 Sync countel

The ka = 1


$$J_{B} = k_{B} = Q_{A}$$

$$J_{C} = k_{C} = Q_{A} \cdot Q_{B}$$

$$Counter of \rightarrow Q_{C} \cdot Q_{B} \cdot Q_{A}$$

MSB

output waveforms:



821




Fig: MOD-16 BENDING UP COUNTER.

FF "(p's

COUNTER OIP -> 90 9c 9B 9A

3. 4-69 synchronous Down counter (or) MOD-16 Down counter:

State diagram:

Logic diagram:




Fig: Mod-16 Down counter

$$J_{A} = \kappa_{A} = I$$

$$J_{C} = \kappa_{C} = \overline{Q}_{A} \cdot \overline{Q}_{C}$$

$$J_{C} = \kappa_{C} = \overline{Q}_{A} \cdot \overline{Q}_{C}$$

$$J_{C} = \kappa_{C} = \overline{Q}_{A} \cdot \overline{Q}_{C}$$

Counter of the Ge de de les

Truth table (er) kunction table:

	1	COU	Page	0/0
CIK	P	Q_{c}	QB	9,
٥	0	0	0	0
1	1	1	1	1
2	1	1	1	0
3	٨	1	0	1
4	1	1	0	0
2	- 1	0	-1	1
6	- 1	0	<u>.</u> I	0
7	1	0	0	1
8	1	0	0	D
9	0	1	1	1

		com	nter o	910
CIK	90	Q_c	00	BY
10	0	1	1	0
11	0	1	0	1
15	0	Φ	0	0
13	0	0	1	1
14	0	0	tó	0
21	0	0	0	Ŧ
16	0	0	0	0
17	1	1	1	t
18	1	1	t	٥
19	1	1	0	1

* Design of Synchrous counters:

G. Design synchrous MOD-s counter using Ix Flip-flops.

Sol: Note: It country type is not mentioned than design up country


Step 1:- Determine number of flip-flops.

The no. of FF's required to design MOD-5 synchronous up counter can be determine by the equation, $2^n \ge n$ where $n \rightarrow no$ of FF's $n \rightarrow no$ no.

the Possible value of 'n' which satisifies the above equation is 3.

thus moo-s counter uses 3 FF's.

Step 2: Flip-flop type - JK FF.




Step 4:- Excitation table

Prese	mt :	stage	ME	(+ St	age		E	E :	291		
0°	$Q_{\mathcal{B}}$	A&	Q+1	PRH	PAti	3	e K	. 3,	3 KB	30	KA
0	0	c	0	0	1	0	X	0	×	-	×
0	0	3	0	· ·	0	0	X	1	×	×	1
0	1	٥	0	1	1	0	X	X	0	1	x
0	-1	1	1	0	0	1	X	x	1	×	,
1	0	0	0	0	0	X	1	0	X	0	X
t	0	F.	×	x	×	×	×	×	×	×	x
0	1	0	X	×	X	×	×	×	x	x	×
- 1	1	1	×	×	×	×	×	×	x	×	x

Seitation retails

90	944	1 7 K
0	0	OX
0	1	11 .
1	0	x î
1	1	x o

Steps: K-Map simplification




fo	E Y	В	
O CBO	A 01	Įį.	_ to
0	1/1	X	X
	X	X,	×


401	3,	Α.	
O COROL	0, 01	11	. 10
0 1	1 ×	×	10
1	×	×	×


	for		cc	
00/0	QA OD	01.	11	10
0	×	×	X	x)
1	1	X.	X	X

	for	K	R	
25	AP.	01	-11	10
01	×	X	1)	
11	X	(x	X	X



KA = 1





Is to be solved as the sequired T = E(p) + E(p) +

FE TYPE → T-FE


Step 2: state diagram


Step 3: Excitation table


èP B	resey O _C	ae Oe	Stoge BA	Contract Con	Sc.						2'9) TB	Te
0	0	0	0	0	0	0	1		0	0	0	-
0	0	0	U I	0	0	A	0		0	0	ī	i
0	0	91	0	0	0	- 1	1	1	0	0	0	1
0	0	t	1	0	1.3	0	0		5	1	1	
0	- 1	0	٥	0	1	0	- 1	1	0	0	0	1
0	1	0	e t	0	1	1	0	0	5	0	1 1	1
0	· ·	1	0	0	1	1	- 1	0	,	0	0 1	1
0	t	1	1	1	0	0	0	1	,		1000	1
1	0	0	0	1	0	0	1	0	0		0 1	1
1	0	C	1	0	0	0	0	1	0	c	1	1
1	0	1	0	×	×	×	×	×	×	×	×	
1	0	t	1	×	×	×	×	x	×	×	×	
1	1	0	0	×	×	×	×	×	×	×	x	
1	1	0	1	×	×	×	×			X		
1	1.	1	0	×	×	×	×	×		×		
1	-1	1	1	×	×	X	×	×		x	130	


· T- FF excitation table


Qn.	Qut,	T
0	0	0
0	1	1
1	0	1
10-	1	o











counter with unused states:

Sol: Step 1: no. of FF's required to design MOD-s counter can be determined by equation,

2" ≥ N where n → no. of FF's.


: 2" ≥ 5

:. n=3

no. of FF's required $\longrightarrow 3$ FF's using $\longrightarrow T$ FF's

Steps: State diagram

used states \longrightarrow 0,1,3,7,6 unused states \longrightarrow 2,4,5



(; for unused states next stage is ooo)

Step3: Excitation table


Pres	DW+	State	NIPY	+ 01	ate			-
Q2		00	1				: i6	
0	0	D	0	0	1	0	0	1
0	0	1	0	31	ţ	0	1	0
0	1	0	0	0	0	0	1	0
0	1	1	-1		1		0	0
-1	D	0	0	0	0	10	0	0
1	0	1	0	0	0	1	0	,
1	t	D	0	0	٥	,	1	0
1		1	1	t	0	0	0	11


: 7-FF excitation table

11

Qn.	Swit !	T
0	0	0
0	1	1
1	0	1 /
1	1	0/

step 4: K-Map simplification






 Q_{1} Q_{2} Q_{3} Q_{4} Q_{5} Q_{5} Q_{5} Q_{5} Q_{5}

9. Design a synchronous counter with states 0,1,2,3, 0,1, Using Ix FF's.

state diagram:



a. Design synchronous counter using IX FF. to count

the following sequence


7,4,8,1,5,0,7,----

Sol: Total no. of states -> 6

.. It is MOD-E counter.

Used States -> 7,4,3,1,5,0.

: margail state



unused states -> 2,6.


Treat unused states as don't cares.

a. Design a synchronous gray code MOD-6 up counter.

Sol:

	BiNOLA	Goog
0	000	000
1	001	001
2	010	011
3	011	010
4	100	1.10
5	101	111

State diagram:



unused states are 4,5.

treat them as don't cares.

- Synchronous up bown counter (or) multimode counter (or) Bidirectional counter:
 - 9. Design 3-bit synchro nous up/down counter
 - -> the counter which is capable of progressing in either direction (ie) in ascending order (incrementing order) (on descending order (decreasing order) through a certain counting sequence is known as up/down counter.


-

- -> Usually, upldown operation of the counter is controlled by UP/down (M) signal.
 - -> When M=1, the counter goes through UP sequence (0,1,2, --- , n).
 - -> When M=0. the counter goes through Down sequence (n, n-1, ---, 2,1,0).

Step ! !

Sol:

Step 2: State diagram




Step 3: Excitation table


	ntrol ilp	de bres	g _B	state AP			oge oge		te .	
1	. 0	0	0	0	. 1	1	1	1		1
i i	0	0	0	1	0	0	0	C) (> 1
	٥	0	1	0	0	0	1	0	1	1
	0	0	1	1	0	\mathcal{A}°	0	٥	C	1
Down	0	1	0	0	0	t	1	1	1	- 1
)	0	7.0	0	1	1	0	0	0	0	1
1	0	1	t	0	1	0	9	0	t	1
/	. 0	1	- 1	1	1	1	0	0	0	1
-	11	0	0	0	0	0	1	0	0	1
	1	0	0	1	0		0	0	t	1
	1 1	0	7.3	0	0	\mathbf{E}	1	0	0	1
UP.	1	0	3	1	1	0	0	1	1	1
OF	1	ţ	0	0	1	0	1	0	0	1
	1	1	0	1	1	1	0	0	ţ	1
1	1	18	1	0	1	1	1	0	0	1
3	- 1	t	1	1	0	0	0	1	1	1


excitable table


0

Step 4: K-Map simplification










* Frequency dividers :-

2-bit Asynchronous counter (or) MOD-4 counter (or)

logic diagram:



counter of -> BB QA

fig: - 2-bit ripple counter.

Ole waveform: (oi) Timing diag. of 2-bit ripple counter:

OK 17 12 13 14 15 16 17 1

* From the timing diagram it is clear that the frequency of PA is one half of the frequency of cik signal, OB is one half of OA and the is one fourth of the cik frequency.

* If the cik frequency is 1000 Hz, then $\phi_A = 500 \, \text{Hz}$ 4 OB = 250 Hz. Hence the 2-bit tipple counter is also called as divide-by-4 counter.


Note: Each FF acts as a divide by 2 (:2) frequency divider. (i.e) Each FF divides the incoming alk signal frequency by 2.

3-plf counter -> MoD-8 counter -> Divide-by-8 counter 4-bit counter -> MOD-16 COUNTEY -> Divide-by-16 counter MOD-5 counter -> Divide-by-5 counter MOD - 6 counter -> Divide-by-6 counter

State table:-

The State table represents the state diagram in tabular form.

State diag :-



Present State	Next
00	01
0 1	10
10	1 1
1 1	00

* Lock out condition:

In a counter if the next state of some unused state is again an unused state and it by chance the counter happen to find itself in the unused states and never arrived at a used state then the country is said to be in the lockout condition.

the circuit that goes in lockout condition is called "buspless circuit"






Fig. a) Desired sequence



Fig: W Unused States forming lockout.

To avoid Lockout condition, the unused states are introduced infront of the used states









Fig. state diagrams for removing lockout.

g: Design a synchronous counter for the following sequence. $4 \rightarrow 6 \rightarrow 7 \rightarrow 3 \rightarrow 1 \rightarrow 4$ Avoid tockout condition use JK type of design.

Sol: state diagram:



Used states \rightarrow 1,3,4,6,7 Unused states \rightarrow 0,2,5




Fig: State diagrams for Avoiding lockout condition.

* Shift Register counters:

A shift Register counter is basically a shift register with the serial olp connected back to the serial ilp to produce special sequences. These devices are classified as counters because they exhibit a special sequence of states. . Two of the Most common types of Shift


Register counters are

- (i) Ring counter
- (ii) Johnson counter

1. Ring counter :-

A Ring counter is a circular shift Register with only 1 FF being set at any particular time, all others are cleared.

the single bit is shifted from one FF to the next to produce the sequence of timing signal.



counter of -> Po 9c PB 9A Fig: 4-bit ring counter.

cly -> clear cov) Reset ! P Pre- set (a)

to margail signs shows the logic diagram of 4-69 ring counter. As shown in the fig., the o output of each stage is connected through the D input of the next stage and the output of the last stage is fedback to the ile of first stage allo sult suom of assur one z'alli sira à vito satt or first stage to 1 and remaining olp's to zeros (ie) PABB Qc 90 = 1000.


Truth table:


CIK	Q _A	OB	Qc.	00
0	1	0	0	01
3	0	L	0	0
2	0	0	T.	0
3	0	0	0	1
4	V	0	0	0

Since the 4-bit ring count has 4 distinct States, it is also known as a MOD-4 counter. Note: - A MOD-N : they counter will require in, no of tlib-trobs connected to dether to Circulate a single data bit providing 'N'
different olp States.

9:- Implement a MOD-6 Ring counter using suitable

FF's.





PIES PRESET CON SET UP ch -> clear on Reset ilp counter of > PF PE B oc PB PA

Eig: MOD-6 Ring counter

Truth table:

clk	QA	dB	QC.	30	de.	Q.
0	1	0	0	0	0	0
1	0	1	0	0	D	0
2	0	0	1	0	0	0
3	0	0	0	1	0	0
4	0	0	C	0	1 1	0
5	0	0	c) (0 0	1
6	1	0	(0	0	0 (

D-FF D-FF D-FF D-FF Cly cly CIT cly 0=15 FE If cly = 1, If ch=0 then FF clears. then FF clears. then FF clears.

Johnson counter (on Twisted ting counter (or) switch tile ring counter: ii) the 'n bet ring counter circulates a single bit among the FF's to provide in different states.

(ii) The no. of states can be doubted if the shift register is connected as a switch tile counter.

(iii) Johnson counters have basic counting cycles of length 2n. where 'n' is the no. of FF's.

(iv) In Johnson counter, the compliment of the old of the last FF is connected back to the ilp of the first FF.




Fig: 4-bit Johnson ring counter.

Truth table on state sequence:

clk	QA.	9B	Øc.	QD
0	0	0	0	0,
1	1	0	0	0
2	1	1	0	0
3	1	-1	1	0
4	١	- 1	I	1
5	0	1	- 1	1
6	0	0	1	1
7	0	Ò	0	- 1
8	0	0	0	0

UNIT-5


Memory and programmable Logic

Memory

* Memory is a set of registers which holds instructions and data for processing.

* Memory unit stores instructions and data in Binary form * There are 2 types of Memories that are used in digital systems. They are RAM, ROM

classification of Memories



Random Access Memory (RAM)

- * RAM is called " Random Access Memory" because any storage location can be accessed directly
- * The process of storing new information into Memory is referred to as a Memory write operation
- * The process of transferring the stored information out of Memory is referred to as a Memory Read operation
- * RAM Performs both Read & write operations that's why it is called as Read/write Memory
- * RAM is volatile Memory i.e if Power is OFF, the stored information will be lost . that's why we store only temporary data in RAM. So, RAM is called as data Memory