
An Najah National University Department of Computer Engineering Digital Circuit Design HW #2, ILO iii

Using Verilog language, design a 32 bit ALU. The functionality and diagram of the ALU is shown below



You are required to implement the

- 2x1 MUX using gate level
- 3x1 MUX using behavioral level
- 32bit Adder, 32bit Subtractor, and 16bit Multiplier using dataflow level
- ALU model as gate level

Deadline: Thursday 5/12/2019