

# **North South University**

## **Department of Electrical & Computer Engineering**

### **LAB REPORT**

**Design Schematic Diagram and Layout of CMOS Circuit using Cadence Software**

**COURSE : CSE435**

**SECTION : 2**

**COURSE INSTRUCTOR : IQBALUR RAHMAN ROKON (IQR)**

**LAB INSTRUCTOR : SARIAH TUL QARIM**

**SUMBITTED BY :**


**NAME : ASHRAFUL HAQUE LIPU**

**ID :2131081642**


**SEC : 02**

**CADENCE ID : USER 34**


# NOT GATE USING CMOS :




# TIMING DIAGRAM (DC ANALYSIS):




## PIN DIAGRAM(NOT SYMBOL) :




## LAYOUT:




# LVS MATCH :




# PROJECT (AND2) :



### DC ANALYSIS :



## LAYOUT :



# LVS MATCH :

