

NORTH SOUTH UNIVERSITY

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

EEE413L/CSE413L/ETE419L: Verilog HDL: Modeling, Simulation & Synthesis

PROJECT

Instruction

- Write your name, ID, and section.
- Two designing problems are given. Simulate and synthesis both problems using ModelSim, Xilinx and Cadence.
- Attach screenshots for each problem.
- Save the file in pdf format.
- Print and submit the hardcopy of your assignment. **[Online submission is strictly prohibited]**

Name: Ashraful Haque Lipu ID: 2131081642 Section: 02


Problem 1

Consider the truth table below. The truth table shows a **2-bit input** truth table. Here **r_Sel[1]** and **r_Sel[0]** are **1-bit inputs** and **w_Out** is **1-bit output**. You need to know the value of both **r_Sel[1]** and **r_Sel[0]** to determine the value of the output **w_Out** using conditional operation of data flow modeling. Simulate and synthesis your design.


r_Sel[1]	r_Sel[0]	w_Out
0	0	1
0	1	1
1	0	1
1	1	0

Attach screenshots of the following parts.


1. Main module.




2. Testbench.




3. Transcript after compiling using ModelSim.



4. Waveforms after complete simulation using ModelSim.




7. RTL Schematic after synthesis using Xilinx.




- Using VNC viewer, make a directory in the form 'Name_Section_Synthesis' [eg. Oshin_1_Synthesis], make the four directories [constraints, lib, rtl, synthesis] inside that directory, save the main module inside rtl and take screenshots changing directory to

I. rtl




II. Synthesis




[Note: Take screenshots after copying necessary files from root for synthesis]

9. Schematic after synthesis using Cadence.




Problem 2

A simple logic gates circuit is given below where **x0, x1, x2, x3** are **1-bit inputs** and **g, f, h** are **1-bit outputs**. Simulate and synthesis your design.




Attach screenshots of the following parts.


1. Main module.




2. Testbench.




3. Transcript after compiling using ModelSim.




4. Waveforms after complete simulation using ModelSim.




5. Using VNC viewer, make a directory in the form ‘Name_Section_Simulation’ [eg. [Oshin_1_Simulation](#)], save the main module and testbench in that directory, and take a screenshot of that directory.




6. Waveform after complete simulation using Cadence.




7. RTL Schematic after synthesis using Xilinx.



- Using VNC viewer, make a directory in the form '**Name_Section_Synthesis**' [eg. [Oshin_1_Synthesis](#)], make the four directories [constraints, lib, rtl, synthesis] inside that directory, save the main module inside rtl and screenshots changing directory to I. rtl



II. Synthesis



```
1 set db init lib search path ../lib/
2 set db init hdl search path ../rtl/
3 read_libs slow_vddiv0 basiccells.lib
4
5 read_hdl main2.v
6 elaborate
7 read_sdc ../constraints/constraints_top.sdc
8
9 set db syn generic effort medium
10 set db syn map effort medium
11 set db syn opt effort medium
12
13 syn_generic
14 syn_map
15 syn_opt
16
17 #reports
18 report_timing > reports/report_timing.rpt
19 report_power > reports/report_power.rpt
20 report_area > reports/report_area.rpt
21 report_qor > reports/report_qor.rpt
22
23
24
25 #outputs
26 write_hdl > outputs/main2_netlist.v
27 write_sdc > outputs/main2_sdc.sdc
28 write_sdf -timescale ns -nochecks -recrtn split -edges check_edge -setuphold split > outputs/delays.sdf
```

[Note: Take screenshots after copying necessary files from root for synthesis]

9. Schematic after synthesis using Cadence.

